HR1209NPO822K2T6R datasheet, PDF

HR1209NPO822K2T6R: DescriptionCeramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.0082uF, 1210,; CategoryPassive components capacitor; File Size72KB，2 Pages; ManufacturerPresidio Components Inc; Websitewww.presidiocomponents.com; Environmental Compliance

Download Datasheet Parametric View All

HR1209NPO822K2T6R Overview

Ceramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.0082uF, 1210,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	261043723
package instruction	, 1210
Reach Compliance Code	compliant
Country Of Origin	USA
ECCN code	EAR99
YTEOL	7.53
capacitance	0.0082 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.65 mm
JESD-609 code	e3
length	3.18 mm
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Waffle Pack
positive tolerance	10%
Rated (DC) voltage (URdc)	50 V
series	HR
size code	1210
Temperature characteristic code	NP0
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin (Sn) - with Nickel (Ni) barrier
width	2.41 mm

GD32E230C-EVAL compilation error: I got the GD32E230C board many days ago. I unpacked it and tested it before the New Year. I tried to open the DEMO program, but the compilation failed. I put it aside and didn't have time to deal with...; hujj GD32 MCU

Analog circuit design engineer: [;)][;)]Analog Circuit Design Engineer (1 person) Ningbo Daxie Development Zone Isate Elevator Co., Ltd.Job Nature: Full-time Job Location: Ningbo [Number of recruits: 1 person Salary: NegotiableWork ...; fighting Analog electronics

Countdown to registration for 2019 TI Industrial Seminar in Beijing/Shenzhen!: [font=微软雅黑][size=3]The last seat for the 2019 TI Beijing and Shenzhen Industrial Applications Seminar, hurry up and sign up! [/size][/font] [font=微软雅黑][size=3] [/size][/font] [font=微软雅黑][size=3] We si...; eric_wang TI Technology Forum

It’s the first time to draw a four-layer board, let’s make sure it’s ok: My drawing method is basically the same as the two-layer board. If one layer cannot be passed, I will switch to another layer, but now there are more layers. All the vias have drill-pairs from the top...; 风过琴弦 PCB Design

Cisco was reported to have laid off employees in China, and the average compensation for laid-off employees was more than 1 million: Today, there is news that Cisco's RD department in Shanghai has laid off employees. There is also a clarification that it is a department in Shanghai that was laid off because the product of outdoor f...; eric_wang Talking

How to build and run the RFID design platform: 1. Prepare the design platform environment Use the ULINK2 emulator to connect the JTAG interface of the motherboard of the EduKit-IV experimental design platform; use the cross serial cable that comes...; Jacktang RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components