ASTMLPA-25-33.300MHZ-LJ-NB-T3 datasheet, PDF

ASTMLPA-25-33.300MHZ-LJ-NB-T3: DescriptionLVCMOS Output Clock Oscillator, 33.3MHz Nom, SMD, 4 PIN; CategoryPassive components oscillator; File Size3MB，13 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASTMLPA-25-33.300MHZ-LJ-NB-T3 Overview

LVCMOS Output Clock Oscillator, 33.3MHz Nom, SMD, 4 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7283239984
Reach Compliance Code	compliant
Other features	TR, 7 INCH
Frequency Adjustment - Mechanical	NO
frequency stability	20%
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	33.3 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	2.0mm x 1.6mm x 0.75mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

Today's new energy electric vehicles are just a transition, and hydrogen energy vehicles are the end?: A few years ago, some people questioned new energy electric vehicles with deeper issues such as whether coal-fired power generation causes greater environmental damage and how to deal with discarded l...; eric_wang Automotive Electronics

Implementing Video Decoding on Embedded Systems: As digital multimedia applications become more and more widespread, video decoding has become a basic element in embedded system design. There are many video standards, and the product can implement o...; fighting Embedded System

AVR microcontroller interrupt system problem help: I read in the forum that the interrupt system of AVR microcontrollers does not support software setting of interrupt priority. All interrupt priorities are fixed. Then why does the Xmega series still ...; qiansong Microchip MCU

What is the difference between Pcb design file Via and Pad: [p=35, null, left][color=rgb(74, 74, 74)][font=微软雅黑]via is called via hole, which is divided into through hole, blind hole and buried hole. It is mainly used to connect wires in different layers of th...; dengguoqiang PCB Design

Verilog Ask: I would like to ask, what does this mean? Can it be modified? I don't understand it. ` timescale 1ns / 1ps...; Fred_1977 EE_FPGA Learning Park

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components