IDT71V2556S166PFI8 datasheet, PDF

Datasheet> All Categories > storage> IDT71V2556S166PFI8

Preview

IDT71V2556S166PFI8: DescriptionIC sram 4.5mbit 166mhz 100tqfp; Categorystorage; File Size567KB，28 Pages; ManufacturerIDT (Integrated Device Technology, Inc.); Websitehttp://www.idt.com/

Download Datasheet View All

IDT71V2556S166PFI8 Overview

IC sram 4.5mbit 166mhz 100tqfp

Preview

Download Datasheet

View All

128K x 36, 256K x 18

IDT71V2556S/XS

3.3V Synchronous ZBT™ SRAMs

IDT71V2558S/XS

2.5V I/O, Burst Counter

IDT71V2556SA/XSA

Pipelined Outputs

IDT71V2558SA/XSA

◆

Features

128K x 36, 256K x 18 memory configurations

Supports high performance system speed - 200 MHz

(3.2 ns Clock-to-Data Access)

ZBT

Feature - No dead cycles between write and read

cycles

Internally synchronized output buffer enable eliminates the

need to control

Single R/W (READ/WRITE) control pin

Positive clock-edge triggered address, data, and control

signal registers for fully pipelined applications

4-word burst capability (interleaved or linear)

Individual byte write (BW

) control (May tie active)

Three chip enables for simple depth expansion

3.3V power supply (±5%), 2.5V I/O Supply (V

DDQ)

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

complaint)

Packaged in a JEDEC standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch

ball grid array (fBGA)

Description

The IDT71V2556/58 are 3.3V high-speed 4,718,592-bit (4.5 Mega-

bit) synchronous SRAMS. They are designed to eliminate dead bus cycles

when turning the bus around between reads and writes, or writes and

reads. Thus, they have been given the name ZBT

, or Zero Bus

Turnaround.

Address and control signals are applied to the SRAM during one clock

cycle, and two cycles later the associated data cycle occurs, be it read

or write.

The IDT71V2556/58 contain data I/O, address and control signal

registers. Output enable is the only asynchronous signal and can be used

to disable the outputs at any given time.

A Clock Enable (CEN) pin allows operation of the IDT71V2556/58 to

be suspended as long as necessary. All synchronous inputs are ignored

when (CEN) is high and the internal device registers will hold their previous

values.

There are three chip enable pins (CE

, CE

) that allow the user

to deselect the device when desired. If any one of these three are not

asserted when ADV/LD is low, no new memory operation can be initiated.

However, any pending data transfers (reads or writes) will be completed.

The data bus will tri-state two cycles after chip is deselected or a write is

initiated.

The IDT71V2556/58 has an on-chip burst counter. In the burst mode,

the IDT71V2556/58 can provide four cycles of data for a single address

presented to the SRAM. The order of the burst sequence is defined by the

LBO

input pin. The

LBO

pin selects between linear and interleaved burst

sequence. The ADV/LD signal is used to load a new external address

(ADV/LD = LOW) or increment the internal burst counter (ADV/LD =

HIGH).

The IDT71V2556/58 SRAMs utilize IDT's latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Pin Description Summary

-A

, CE

R/W

CEN

CLK

ADV/LD

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enables

Output Enable

Read/Write Signal

Clock Enable

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

Static

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

Static

Individual Byte Write Selects

Clock

Advance burst address / Load new address

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

MAY 2010

DSC-4875/11

4875 tbl 01

Recommended Resources

Zero-crossing trigger circuit diagram based on thyristor

Voltmeter circuit

Thermocouple Isolation Amplifier

High frequency part circuit of single sideband receiver

LMl3600 variable gain amplifier circuit

Switching power supply high voltage constant current source circuit diagram

Common Problems in Wireless WiFi Coverage Project: There are more and more wireless wifi coverage projects. When doing wifi coverage projects, we often encounter some problems, especially large and medium-sized wireless coverage, which involves channe...; ohahaha RF/Wirelessly

Power Supply Problem Summary: [i=s]This post was last edited by qwqwqw2088 on 2020-4-20 11:52[/i]First, clients often encounter the problem that the circuit is correct but the output noise is too large, or the output current does ...; qwqwqw2088 Analogue and Mixed Signal

Build an IP surveillance camera system using low-cost FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

Help! Can anyone help me convert the .brd file to a .PcbDoc file that can be opened by AD?: [i=s]This post was last edited by yiluzaixunxun on 2020-9-17 17:47[/i]The file is a development board file of a Bluetooth chip from TI. I downloaded the file from the TI official website. I have been ...; 一路在寻找 PCB Design

Why is Ethernet PHY IP so important for high-performance computing SoCs?: With the development of technologies such as 5G, Internet of Things, and multimedia applications, data traffic has grown exponentially, greatly promoting the construction of high-capacity, hyper-scale...; arui1999 Integrated technical exchanges

ESP32-S2-Saola-1 Connect to USB: A big difference between ESP32-S2 and ESP32 is that ESP32-S2 has a USB 1.1 interface and supports native functions. GPIO19/GPIO20 are USB D-/D+.However, ESP32-S2-Saola-1 does not directly connect GPIO...; dcexpert MicroPython Open Source section

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components