M5LV-128/104-7VI datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> M5LV-128/104-7VI

M5LV-128/104-7VI: DescriptionIC cpld 128mc 7.5ns 144tqfp; CategoryProgrammable logic devices Programmable logic; File Size827KB，42 Pages; ManufacturerLattice; Websitehttp://www.latticesemi.com

Download Datasheet Parametric View All

M5LV-128/104-7VI Overview

IC cpld 128mc 7.5ns 144tqfp

M5LV-128/104-7VI Parametric

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Maker	Lattice
Parts packaging code	QFP
package instruction	TQFP-144
Contacts	144
Reach Compliance Code	_compli
ECCN code	EAR99
Other features	YES
maximum clock frequency	100 MHz
In-system programmable	YES
JESD-30 code	S-PQFP-G144
JESD-609 code	e0
JTAG BST	YES
length	20 mm
Humidity sensitivity level	3
Dedicated input times
Number of I/O lines	104
Number of macro cells	128
Number of terminals	144
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	0 DEDICATED INPUTS, 104 I/O
Output function	MACROCELL
Package body material	PLASTIC/EPOXY
encapsulated code	LFQFP
Encapsulate equivalent code	QFP144,.87SQ,20
Package shape	SQUARE
Package form	FLATPACK, LOW PROFILE, FINE PITCH
Peak Reflow Temperature (Celsius)	225
power supply	3.3 V
Programmable logic type	EE PLD
propagation delay	7.5 ns
Certification status	Not Qualified
Maximum seat height	1.6 mm
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn85Pb15)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	QUAD
Maximum time at peak reflow temperature	30
width	20 mm

Preview

Download Datasheet

View All

MACH 5 CPLD Family

Fifth Generation MACH Architecture

FEATURES

◆

High logic densities and I/Os for increased logic integration

◆

— 128 to 512 macrocell densities

— 68 to 256 I/Os

Wide selection of density and I/O combinations to support most application needs

— 6 macrocell density options

— 7 I/O options

— Up to 4 I/O options per macrocell density

— Up to 5 density & I/O options for each package

Performance features to ﬁt system needs

— 5.5 ns t

Commercial, 7.5 ns t

Industrial

— 182 MHz f

CNT

— Four programmable power/speed settings per block

Flexible architecture facilitates logic design

— Multiple levels of switch matrices allow for performance-based routing

— 100% routability and pin-out retention

— Synchronous and asynchronous clocking, including dual-edge clocking

— Asynchronous product- or sum-term set or reset

— 16 to 64 output enables

— Functions of up to 32 product terms

Advanced capabilities for easy system integration

— 3.3-V & 5-V JEDEC-compliant operations

— IEEE 1149.1 compliant for boundary scan testing

— 3.3-V & 5-V in-system programmable via IEEE 1149.1 Boundary Scan Test Access Port

— PCI compliant (-5/-6/-7/-10/-12 speed grades)

— Safe for mixed supply voltage system design

— Bus-Friendly™ Inputs & I/Os

— Individual output slew rate control

— Hot socketing

— Programmable security bit

Advanced E

CMOS process provides high performance, cost effective solutions

Select devices have been discontinued.

See Ordering Information section for product status.

Publication#

20446

Amendment/

Rev:

Issue Date:

April 2002

Recommended Resources

Commonly used sensing circuits

3 to 6V, 200mA adjustable regulated power supply circuit

Two-dimensional pattern lantern controller circuit

Two-ground switch circuit composed of bidirectional thyristor

Power supply circuit diagram using MIC5156

810 computer motherboard circuit diagram_34

The concepts of FPGA and ASIC, their differences: [backcolor=white][size=4][color=#000000](In today's electronic devices, the application of integrated circuits has become more and more extensive, involving almost every electronic device. Integrated ...; fish001 Analogue and Mixed Signal

How to add own image processing operations to the zynq video pipeline?: As the title says, I have now established a video channel on ZYNQ: The general situation of the channel is as follows:/************config hls ip********/ voidConfigureHlsIP(XImgprocess_top *ImgProcess...; 六安飞雨 FPGA/CPLD

DC-DC Applications: I would like to ask if the FB pin of the DC-DC BUCK chip can be directly connected to the ground through a resistor to output all the inputs?...; 阿卡时间段 Power technology

Download Gift｜ADI Reference Circuit Collection (Volume 4): "ADI Reference Circuit Collection (Volume 4)" mainly introduces reference circuits designed, debugged and verified by ADI engineers. Through these reference circuits, these products can be quickly and...; EEWORLD社区 ADI Reference Circuit

Voice coil motor drive circuit: I recently made a voice coil motor drive circuit, and the information I found gave such a circuit. The control signal is taken out from the DAC interface of the microcontroller, amplified twice by the...; 傅里叶的猫 Motor Drive Control（Motor Control）

The realization of remote communication between PC and Panasonic FPIPLC: 1 Introduction In tap water production enterprises, part of the water is collected from water wells far away from the plant. The water intake points are often unattended. In order to enable the staff ...; frozenviolet Automotive Electronics

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components