EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

VJ1812A272JNAAT2L

Description
CAPACITOR, CERAMIC, MULTILAYER, 50 V, C0G, 0.0027 uF, SURFACE MOUNT, 1812, CHIP, HALOGEN FREE AND ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size165KB,15 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

VJ1812A272JNAAT2L Overview

CAPACITOR, CERAMIC, MULTILAYER, 50 V, C0G, 0.0027 uF, SURFACE MOUNT, 1812, CHIP, HALOGEN FREE AND ROHS COMPLIANT

VJ1812A272JNAAT2L Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?incompatible
Objectid1212333011
package instruction, 1812
Reach Compliance Codeunknown
Country Of OriginIsrael
ECCN codeEAR99
YTEOL7.58
Other featuresMIL-PRF-55681
capacitance0.0027 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.18 mm
JESD-609 codee4
length4.5 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
Package formSMT
method of packingTR, EMBOSSED PLASTIC, 7 INCH
positive tolerance5%
Rated (DC) voltage (URdc)50 V
size code1812
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceSilver/Palladium (Ag/Pd)
Terminal shapeWRAPAROUND
width3.2 mm
Is the speed so slow when you use VIVADO?
It felt like most of the day was spent waiting for VIVADO to "compile". It would take more than ten or twenty minutes to correct a small error, and it would take the same amount of time again to corre...
littleshrimp FPGA/CPLD
Pads automatically, vias not showing after drilling
When using automatic drilling, the vias are not displayed normally, but they can be seen when moving the traces. How can this problem be solved?...
天天1 PCB Design
Purgatory Legend-FIFO War.pdf
Purgatory Legend-FIFO War.pdf...
雷北城 EE_FPGA Learning Park
Op amp differential attenuation circuit problem
I want to use an op amp to make a voltage attenuation circuit to measure 3~48V DC signals. Attached is a preliminary circuit diagram, but the power frequency interference problem cannot be solved duri...
jesseyuan Analog electronics
17 IP design based on Avalon bus
...
至芯科技FPGA大牛 FPGA/CPLD
[ESP32-Audio-Kit Audio Development Board Review] IR Infrared Remote Control LED Light
With the IR infrared receiving module as an accessory, the development board can remotely control the LED light. Its overall structure is shown in Figure 1. Figure 1 Overall composition The pin connec...
jinglixixi RF/Wirelessly

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号