EEWORLDEEWORLDEEWORLD

Part Number

Search

SIT3522AC-1C2301SB622.080000T

Description
XO, Clock,
CategoryPassive components    oscillator   
File Size3MB,48 Pages
ManufacturerSiTime
Environmental Compliance
Download Datasheet Parametric View All

SIT3522AC-1C2301SB622.080000T Overview

XO, Clock,

SIT3522AC-1C2301SB622.080000T Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145207240386
Reach Compliance Codeunknown
Country Of OriginMalaysia, Taiwan, Thailand
YTEOL6.7
Other featuresENABLE/DISABLE FUNCTION; DIFFERENTIAL OUTPUT; TR
maximum descent time0.29 ns
Frequency Adjustment - MechanicalNO
frequency stability25%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals10
Nominal operating frequency622.08 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeLVPECL
Output load50 OHM
physical size5.0mm x 3.2mm x 0.9mm
longest rise time0.29 ns
Maximum supply voltage3.3 V
Minimum supply voltage2.7 V
Nominal supply voltage3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
SiT3522
Description
PRELIMINARY
340 to 725 MHz Elite Platform™ I
2
C/SPI Programmable Oscillator
Features
The
SiT3522
is an ultra-low jitter, user programmable
oscillator which offers the system designer great flexibility
and functionality.
The device supports two in-system programming options
after powering up at a default, factory programmed startup
frequency:
Any-frequency mode where the clock output can be re-
programmed to any frequency between 340 MHz and
725 MHz in 1 Hz steps
Digitally controlled oscillator (DCO) mode where the
clock output can be steered or pulled by up to
±3200
ppm with 5 to 94 ppt (parts per trillion) resolution.
A user specifies the device’s default start-up frequency in
the ordering code. User programming of the device is
2
2
achieved via I C or SPI. Up to 16 I C addresses can be
specified by the user either as a factory programmable
option or via hardware pins, enabling the device to share
2
2
the I C with other I C devices.
The SiT3522 utilizes SiTime’s unique DualMEMS™
temperature sensing and TurboCompensation™ technology
to deliver exceptional dynamic performance
Programmable frequencies (factory or via I C/SPI)
from 340.000001 MHz to 725 MHz
2
Digital frequency pulling (DCO) via I C/SPI
Output frequency pulling with perfect pull linearity
13 programmable pull range options to
±3200
ppm
Frequency pull resolution as low as 5 ppt (0.005 ppb)
0.21 ps typical integrated phase jitter (12 kHz to 20 MHz)
Integrated LDO for on-chip power supply noise filtering
0.02 ps/mV PSNR
-40°C to 105°C operating temperature
LVPECL, LVDS, or HCSL outputs
Programmable LVPECL, LVDS Swing
LVDS Common Mode Voltage Control
RoHS and REACH compliant, Pb-free, Halogen-free
and Antimony-free
2
Applications
Resistant to airflow and thermal shock
Resistant to shock and vibration
Superior power supply noise rejection
Combined with wide frequency range and user
programmability, this device is ideal for telecom, networking
and industrial applications that require a variety of
frequencies and operate in noisy environment.
Ethernet: 1/10/40/100/400 Gbps
G.fast and xDSL
Optical Transport: SONET/SDH, OTN
Clock and data recovery
Processor over-clocking
Low jitter clock generation
Server, storage, datacenter
Test and measurement
Broadcasting
Block Diagram
Package Pinout
(10-Lead QFN, 5.0 x 3.2 mm)
O
IS
M
A/ K
SD C L
S
10
9
OE / NC
OE / NC
GND
1
2
3
4
5
8
7
6
VDD
OUT-
OUT+
A1 A0
/N /N
C/ C/
M SS
O
SI
Figure 1. SiT3522 Block Diagram
Figure 2. Pin Assignments (Top view)
(Refer to
Table 14
for Pin Descriptions)
Rev 0.91
April 25, 2020
www.sitime.com
Editor, please correct the author of this article!
https://download.eeworld.com.cn/detail/摩根958/620679The author is Guo Chunming...
PowerAnts Suggestions & Announcements
How to get started with CPLD
My graduation project is to use CPLD to make a sensor, but I have never used it before, and I don't know much about circuits and logic. Now I have no idea how to start. I hope you guys can help me wit...
真的很菜 FPGA/CPLD
Heart rate detection BLE device based on RSL10
Heart rate detection BLE device based on RSL10 Author: yilonglucky 1. Introduction Heart rate detection service is a standard sub-protocol in the Bluetooth protocol family. This project is based on RS...
yilonglucky onsemi and Avnet IoT Innovation Design Competition
Introducing the design of bicycle speedometer using Hall sensor using MSP430
[size=4] The msp430 is used as the data processing chip, and the Hall sensor is used to collect the time T for the wheel to rotate one circle. Therefore, according to C/T, the speed of the car can be ...
fish001 Microcontroller MCU
Could you please tell me why this happens to the signal collected by SAR ADC?
The analog small signal is amplified by the amplifier and directly connected to the SAR ADC without RC filtering in between. When testing a signal, if the amplitude of the signal is large, the collect...
littleshrimp Analog electronics
New requirements for secondary battery packs (rechargeable batteries) in the UL60950-1 standard
Since the late 1990s and early 2000s, many batteries and battery packs that were intended for use in ITE products have been recalled, and this situation is still continuing. A few years ago, the Infor...
qwqwqw2088 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号