C1210Q131J2GALTM datasheet, PDF

C1210Q131J2GALTM: DescriptionCeramic Capacitor, Multilayer, Ceramic, 200V, 5% +Tol, 5% -Tol, BP, -/+30ppm/Cel TC, 0.00013uF, 1210,; CategoryPassive components capacitor; File Size160KB，8 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

C1210Q131J2GALTM Overview

Ceramic Capacitor, Multilayer, Ceramic, 200V, 5% +Tol, 5% -Tol, BP, -/+30ppm/Cel TC, 0.00013uF, 1210,

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Objectid	926600350
package instruction	, 1210
Reach Compliance Code	not_compliant
ECCN code	EAR99
YTEOL	7.8
capacitance	0.00013 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.6 mm
JESD-609 code	e0
length	3.07 mm
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	TR, Plastic, 7 Inch
positive tolerance	5%
Rated (DC) voltage (URdc)	200 V
size code	1210
Temperature characteristic code	BP
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn70Pb30) - with Nickel (Ni) barrier
width	2.56 mm

PowerBox: Complete introduction of 12V power supply with voltage meter, terminal and emergency stop button :https://www.hackster.io/DerPandaHammer/power-in-a-box-f16849...; dcexpert DIY/Open Source Hardware

I2C bus controls RDA5807M to achieve high-fidelity reception of FM signals: Use STC8G1K08 I2C bus to control RDA5807M to achieve high-fidelity reception of FM signals. The frequency is displayed by a 0.36- inch common-anode LED digital tube. The 8G1K08 will not interfere with...; cjwjh 51mcu

The Eternal Sense of Crisis - Fortune: Samsung's unprecedented success is in 2020, but Yoon Jong-yong believes there must be a crisis here . By Peter Lewis Samsung Electronics' VIP building is located in the Samsung Industrial Park in Suwo...; 1234 FPGA/CPLD

DSP signal acquisition general input/output GPIO test: [size=4]GPIO is a general input/output port. Its direction can be set through the I/O direction register IODIR, and the level on the pin is reflected by the I/O data register IODATA. [/size] [size=4]C...; fish001 DSP and ARM Processors

Piezoelectric ceramic polarity detection system ET10: This content is originally created by EEWORLD forum user xcbaojian . If you want to reprint or use it for commercial purposes, you must obtain the author's consent and indicate the sourceThe high volt...; xcbaojian Analog electronics

I would like to ask you how to use timequest to analyze the delay time of the delay chain in FPGA.: I would like to ask you how to use timequest to analyze the delay time of the delay chain in FPGA....; 夏天Yyyyy Altera SoC

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components