EEWORLDEEWORLDEEWORLD

Part Number

Search

C1206Q821G1GAL7867

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, BP, -/+30ppm/Cel TC, 0.00082uF, 1206,
CategoryPassive components    capacitor   
File Size160KB,8 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

C1206Q821G1GAL7867 Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 2% +Tol, 2% -Tol, BP, -/+30ppm/Cel TC, 0.00082uF, 1206,

C1206Q821G1GAL7867 Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid926560251
package instruction, 1206
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL7.65
capacitance0.00082 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high1.6 mm
JESD-609 codee0
length3.07 mm
multi-layerYes
negative tolerance2%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingTR, Paper, 7 Inch
positive tolerance2%
Rated (DC) voltage (URdc)100 V
size code1206
Temperature characteristic codeBP
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn70Pb30) - with Nickel (Ni) barrier
width1.52 mm
CERAMIC HIGH RELIABILITY
GENERAL INFORMATION GR900 SERIES
HIGH RELIABILITY — GR900
GR900 capacitors are intended for use in any application where
the chance of failure must be reduced to the lowest possible
level. While any well-made multilayer ceramic capacitor is an
inherently reliable device, GR900 capacitors receive special
attention in all phases of manufacture including:
— Raw Materials Selection
— Special Designs
— Clean Room Production
— Individual Batch Testing
— C-SAM (when applicable)
— Singular Batch Identity is Maintained
— Destructive Physical Analysis
These parts are well worth the added investment in comparison
to the cost of a device or system failure.
Typical applications include:
Medical, Aerospace, Communication Satellites, Radar, Guidance
Systems.
SCREENING AND SAMPLE TESTS
Each batch receives the following testing/inspections:
Preliminary:
1. Destructive Physical Analysis: (DPA) - A sample is pulled from
each lot and examined per EIA-469 and KEMET’s strict internal
void and delamination criteria. Sampling plan is per MIL-PRF-123.
2. C-SAM - May be performed on batches failing to meet the
DPA criteria for removal of marginal product. Not required on
each lot.
Group A
1. Thermal Shock
— Materials used in the construction of mul-
tilayer ceramic capacitors possess various thermal coefficients of
expansion. To assure maximum uniformity, each part is temper-
ature cycled in accordance to MIL-STD-202, Method 107,
Condition A with Step 3 being 125°C. Number of cycles shall be
20 (100% of lot).
2. Voltage Conditioning
— One of the most strenuous environ-
ments for any capacitor is the high temperature/high voltage test.
All units are subject to twice-rated voltage to the units at the max-
imum rated temperature of 125°C for a minimum of 168 hours
and a maximum of 264 hours. The voltage conditioning may be
terminated at any time during 168 hours to 264 hours time inter-
val that confirmed failures meet the requirements of the PDA dur-
ing the last 48 hours of 1 unit or .4% (100% of lot).
Optional Voltage Conditioning (Accelerated Voltage
Conditioning)
— All conditions of the standard voltage condi-
tioning apply with the exception of increased voltage and
decreased test time. Refer to MIL-PRF-123 for the proper formula.
*Step 5 is performed on chips at this point (100% of lot).
3. Dielectric Withstanding Voltage
— 250% of the dc rated volt-
age at 25°C (100% of lot).
4. Insulation Resistance
— The 25°C measurement with rated
voltage applied shall be the lesser of 100 GΩ or 1000 megohm-
microfarads (100% of lot).
*5. Insulation Resistance
— The 125°C measurement with
rated voltage applied shall be the lesser of 10 GΩ or 100
megohm-microfarads (100% of lot). For chips, 125°C IR is per-
formed prior to Step 3 above.
6. Storage
at 150°C for 2 hours minimum without voltage applied
followed by a 12-hour minimum stabilization period (temperature
characteristic BX only).
7. Capacitance
— Shall be within specified tolerance at 25°C
(100% of lot). (Aging phenomenon is taken into account for BX
dielectric to obtain capacitance.)
8. Dissipation Factor
— Shall not exceed 2.5% for X7R (BX)
dielectric, 0.15% for C0G (BP) dielectric at 25°C. (100% of lot.)
9. Percent Defective Allowable (PDA)
— The overall PDA is 8%
for parts outside the MIL-PRF-123 values. The PDA is per MIL-
PRF-123 for all parts that are valid MIL-PRF-123 values. The PD
includes steps 1 through 8 above with the following exceptions.
Capacitance exclusion - capacitance values no more than 5% or
.5pF, whichever is greater for BX characteristic or 1% or .3pF,
whichever is greater for BP characteristic beyond specified toler-
ance limit, shall be removed from the lot but shall not be consid-
ered defective for determination of the PD.
Insulation Resistance at 25°C — Product which is not acceptable
for twice the military limit but is acceptable per the military limit,
is removed from the lot but shall not be considered defective for
determination of the PD.
10. Visual and Mechanical Examination
— Performed per MIL-
PRF-123 criteria.
11. Radiographic Examination (Leaded Devices Only)
Radial devices receive a one-plane X-ray.
12. Destructive Physical Analysis (DPA)
— A sample is exam-
ined on each lot per EIA-469. Sampling Plan is per MIL-PRF-123.
STANDARD PACKAGING
All products are packaged in trays except C512 capacitors which
are packaged 1 piece per bag.
DATA PACKAGE
A data package is sent with each shipment which contains:
1.
Final Destructive Physical Analysis (DPA) report.
2.
Certificate of Compliance stating that the parts meet all applic-
able requirements of the appropriate military specification to the
best failure level to which KEMET is approved.
3.
Summary of Group A Testing.
12
© KEMET Electronics Corporation • P.O. Box 5928 • Greenville, SC 29606 (864) 963-6300 • www.kemet.com
TDC - Time to Digital Converter
When using the delay chain in FPGA to implement tdc, when latching the output data of the delay chain, the input data change near the clock edge violates the setup and hold time of the trigger, causin...
FPGA菜鸡 EE_FPGA Learning Park
How to locate the pins of LCD display?
[color=#222222][font="] Yesterday a customer asked me that they had a display screen that was reflective and did not require a backlight. As a result, there was no way to unify the pin installation po...
晶拓 Integrated technical exchanges
Problems with the amplifier analog signal output circuit
[Ask if you don't understand] Figures 1 and 2 are both recommended application diagrams for TPA3221. Figure 1 is in the application note, and Figure 2 is a typical application in the datasheet. [1] In...
shaorc Analog electronics
TI bidirectional DC-DC converter solution
200V DC to 400V DC HV bus voltage range9V DC to 13.5V DC LV bus voltage range Bidirectional DC-DC converters are used in applications where bidirectional power flow may be required. In hybrid electric...
qwqwqw2088 Analogue and Mixed Signal
Senior Electronic Engineer (FPGA) Recruitment
Job Responsibilities 1. Have more practical experience in module development/testing, carry out module integration/testing and design, implementation or testing of more complex modules;2. Can independ...
上海英迈吉东影图像设备有限公司 Recruitment
Should I choose a slow-blow or fast-blow fuse for the power module?
Fuses can be divided into many types. The following mainly discusses the issues of slow-blow and fast-blow. Fast-blow fuses will melt instantly as long as the current exceeds its rated value, and can ...
tgd343310381 Power technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号