EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

2020R152Z102C

Description
Ceramic Capacitor, Ceramic, 1000V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.0015uF, 2020,
CategoryPassive components    capacitor   
File Size1MB,11 Pages
ManufacturerKEMET
Websitehttp://www.kemet.com
Download Datasheet Parametric View All

2020R152Z102C Overview

Ceramic Capacitor, Ceramic, 1000V, 80% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.0015uF, 2020,

2020R152Z102C Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Objectid710095994
package instruction, 2020
Reach Compliance Codenot_compliant
ECCN codeEAR99
YTEOL7.3
Other featuresMIL-PRF-49467
capacitance0.0015 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high3.55 mm
length5.08 mm
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingWAFFLE TRAY
positive tolerance80%
Rated (DC) voltage (URdc)1000 V
size code2020
surface mountYES
Temperature characteristic codeX7R
Temperature Coefficient15% ppm/°C
Terminal shapeWRAPAROUND
width5.08 mm
Triangle wave problem
I want to ask a question about triangle wave, the question is as follows: 1. The frequency is currently adjusted to about 1KHZ 2. Pin1 square wave output is about plus or minus 2.6V (should it be plus...
bluefox0919 Analog electronics
CC3200 PWM and ADC issues
This is the first time I use TI's CC3200 WIFI module. I encountered a problem during use. Please help me. 1. CC3200SDK1.3.0 example/PWM routine, the default code works fine.After modifying the PWM fre...
zhangyuebin Wireless Connectivity
Libero SoC v11.8 pin optimization issue
I am a FPGA newbie. Recently, I was programming with Libero SoC v11.8. I defined an input pin in the top-level file. This pin was removed during synthesizing, which made it impossible to constrain thi...
凉凉呀凉凉 Altera SoC
FPGA Simplified Design Method Classic Case 3
FPGA Simplified Design Method Classic Case 3Classic case of minimalist design method 3Case 3. When receiving en1=1 , dout generates a high-level pulse of 3 clock cycles; when receiving en2==1 , dout g...
mdy-吴伟杰 FPGA/CPLD
MSP430G2553 interrupt processing function
[size=4]Interrupt handling function[/size] [size=4] [/size] [size=4]Process LED program in the interrupt handling function[/size] [size=4] [/size] [size=4]Compiler instructions[/size] [size=4]#pragma ...
Jacktang Microcontroller MCU

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号