ABL-15.9990MHZ-10-A-H5-W-P datasheet, PDF

ABL-15.9990MHZ-10-A-H5-W-P: DescriptionParallel - Fundamental Quartz Crystal, 15.999MHz Nom, HC/49US, 2 PIN; CategoryPassive components Crystal/resonator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL-15.9990MHZ-10-A-H5-W-P Overview

Parallel - Fundamental Quartz Crystal, 15.999MHz Nom, HC/49US, 2 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1545693302
package instruction	HC/49US, 2 PIN
Reach Compliance Code	compliant
Country Of Origin	Mainland China
YTEOL	6.22
Other features	AT CUT; FOAM
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.0025%
frequency tolerance	5 ppm
JESD-609 code	e3
load capacitance	10 pF
Installation features	THROUGH HOLE MOUNT
Nominal operating frequency	15.999 MHz
Maximum operating temperature	60 °C
Minimum operating temperature	-10 °C
physical size	L11.5XB5.0XH3.5 (mm)/L0.453XB0.197XH0.138 (inch)
Series resistance	50 Ω
surface mount	NO
Terminal surface	Bright Tin (Sn) - annealed

CS5090 5V USB input charges 2 lithium batteries, with path management application, which can realize the function of "charging and discharging at the same time".: ...; yaohongxia0903 Power technology

Libero SoC v11.8 pin optimization issue: I am a FPGA newbie. Recently, I was programming with Libero SoC v11.8. I defined an input pin in the top-level file. This pin was removed during synthesizing, which made it impossible to constrain thi...; 凉凉呀凉凉 Altera SoC

FPGA Simplified Design Method Classic Case 3: FPGA Simplified Design Method Classic Case 3Classic case of minimalist design method 3Case 3. When receiving en1=1 , dout generates a high-level pulse of 3 clock cycles; when receiving en2==1 , dout g...; mdy-吴伟杰 FPGA/CPLD

MSP430G2553 interrupt processing function: [size=4]Interrupt handling function[/size] [size=4] [/size] [size=4]Process LED program in the interrupt handling function[/size] [size=4] [/size] [size=4]Compiler instructions[/size] [size=4]#pragma ...; Jacktang Microcontroller MCU

"Intel SoC FPGA Learning Experience" + Three mmap Examples in Eclipse under Linux: [i=s]This post was last edited by STM32F103 on 2019-6-2 22:23[/i] I referred to the mmap development driver application in Xiaomei's video tutorial. Since I use the DE10-Nano board, I made three corre...; STM32F103 FPGA/CPLD

Learn about MSP430FR5969 remote upgrade: MSP430 remote upgrade function: based on 1. External EEPROM (if the internal flash is large enough, it can also be used) 2. RF communication 3. Host computer software (transfer upgrade files) Summary ...; fish001 Microcontroller MCU

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components