500P32N303KK4H datasheet, PDF - EEWORLD Datasheet

500P32N303KK4H: DescriptionCeramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.03uF,; CategoryPassive components capacitor; File Size836KB，6 Pages; ManufacturerJohanson Dielectrics

Download Datasheet Parametric View All

500P32N303KK4H Overview

Ceramic Capacitor, Ceramic, 50V, 10% +Tol, 10% -Tol, NP0, -/+30ppm/Cel TC, 0.03uF,

Parameter Name	Attribute value
Objectid	864497737
package instruction	,
Reach Compliance Code	compliant
ECCN code	EAR99
YTEOL	6.3
capacitance	0.03 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	11.938 mm
JESD-609 code	e0
length	37.91 mm
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
positive tolerance	10%
Rated (DC) voltage (URdc)	50 V
series	P(SMT)
Temperature characteristic code	NP0
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40)
width	22.098 mm

How to enable TI 15.4-Stack to support 470M frequency band: [align=left][size=4][color=#000000][backcolor=white]TI 15.4-Stack is an IEEE 802.15.4e/g RF communication stack. It is an integral part of the SimpleLink CC13xx/CC26x2 Software Development Kit (SDK) a...; Aguilera Wireless Connectivity

An error occurred when generating a bit file. Could you please give me some advice?: ...; lym1210 FPGA/CPLD

Detailed explanation of the voltage following circuit of the operational amplifier: [i=s]This post was last edited by fish001 on 2019-11-13 22:28[/i]The voltage following circuit of an op amp, as shown in Figure 1, uses virtual short and virtual open circuits. It looks simple and cle...; fish001 Analogue and Mixed Signal

USB to canfd analysis and development: The hardware uses stm32h72x+usb3300+ata6563+tja1020 andthe software uses qt+usblib. Two canfd and two LIN busesComplete the basic message sending and receiving functions. The host computer is currentl...; afei9527 stm32/stm8

Verilog HDL Comprehensive Practical Tutorial.pdf: Verilog HDL Comprehensive Practical Tutorial.pdf...; zxopenljx EE_FPGA Learning Park

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components