Ordering Information .................................................................................................................................................................... 2
User Programming Interface ..................................................................................................................................... 18
Start-up output frequency and signaling types ........................................................................................................... 18
Any-frequency function ............................................................................................................................................. 19
C/SPI Control Registers...................................................................................................................................................... 28
9 I
Register Address: 0x00. DCO Frequency Control Least Significant Word (LSW) .................................................... 28
Register Address: 0x01. OE Control, DCO Frequency Control Most Significant Word (MSW) ................................. 29
Register Address: 0x02. DCO PULL RANGE CONTROL ........................................................................................ 29
Register Address: 0x03. Frac-N PLL Feedback Divider Integer Value and Frac-N PLL Feedback Divider Fraction
Value MSW ............................................................................................................................................................... 30
Register Address: 0x05. Forward Divider, Driver Control ......................................................................................... 30
Register Address: 0x06. Driver Divider, Driver Control ............................................................................................. 31
2
C Operation ........................................................................................................................................................................ 32
10 I
I
2
C protocol ............................................................................................................................................................... 32
I
2
C Timing Specification ............................................................................................................................................ 35
I
2
C Device Address Modes ....................................................................................................................................... 36
Dimensions and Patterns ........................................................................................................................................................... 43
Additional Information ................................................................................................................................................................ 44
Revision History ......................................................................................................................................................................... 45
Rev 1.01
Page 3 of 45
www.sitime.com
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
1 Electrical Characteristics
All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with
standard output terminations shown in the termination diagrams. Typical values are at 25°C and nominal supply voltage.
Table 1. Electrical Characteristics – Common to LVPECL, LVDS and HCSL
Parameter
Output Frequency Range
Symbol
f
Min.
1
Typ.
–
–
–
–
–
±1
–
–
–
Max.
340
Unit
MHz
Condition
Factory or user programmable, accurate to 6 decimal places
Frequency Range
Frequency Stability
Frequency Stability
F_stab
-10
-20
-25
-50
First Year Aging
F_1y
–
+10
+20
+25
+50
–
ppm
ppm
ppm
ppm
ppm
°C
°C
°C
1
st
-year aging at 25°C
Inclusive of initial tolerance, operating temperature, rated
power supply voltage and load variations.
Temperature Range
Operating Temperature Range
T_use
-20
-40
-40
+70
+85
+105
Supply Voltage
Supply Voltage
Vdd
2.97
2.7
2.52
2.25
3.3
3.0
2.8
2.5
–
–
100
–
–
–
3.63
3.3
3.08
2.75
–
30%
–
V
V
V
V
Extended Commercial
Industrial
Extended Industrial. Available only for I
2
C operation, not SPI.
Input Characteristics – OE Pin
Input Voltage High
Input Voltage Low
Input Pull-up Impedance
VIH
VIL
Z_in
70%
–
–
Vdd
Vdd
kΩ
OE pin
OE pin
OE pin, logic high or logic low
Output Characteristics
Duty Cycle
DC
45
–
–
55
%
Startup and Output Enable/Disable Timing
Start-up Time
Output Enable/Disable Time –
Hardware control via OE pin
Output Enable/Disable Time –
Software control via I
2
C/SPI
T_start
T_oe_hw
3.0
3.8
ms
µs
Measured from the time Vdd reaches its rated minimum value
Measured from the time OE pin reaches rated VIH and VIL to
the time clock pins reach 90% of swing and high-Z.
See
Figure 9
and
Figure 10
Measured from the time the last byte of command is
transmitted via I
2
C/SPI (reg1) to the time clock pins reach 90%
of swing and high-Z. See
Figure 30
and
Figure 31
T_oe_sw
–
–
6.5
µs
Rev 1.01
Page 4 of 45
www.sitime.com
SiT3521
1 to 340 MHz Elite Platform I2C/SPI Programmable Oscillator
Table 2. Electrical Characteristics – LVPECL Specific
Parameter
Symbol
Min.
Typ.
Max.
Unit
Condition
Current Consumption
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Maximum Output Current
Idd
I_OE
I_leak
I_driver
–
–
–
–
–
–
0.15
–
89
58
–
32
mA
mA
A
mA
Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V
OE = Low
OE = Low
Maximum average current drawn from OUT+ or OUT-
Output Characteristics
Output High Voltage
Output Low Voltage
Output Differential Voltage Swing
Rise/Fall Time
VOH
VOL
V_Swing
Tr, Tf
Vdd - 1.1V
Vdd - 1.9V
1.2
–
–
–
1.6
225
Vdd - 0.7V
Vdd - 1.5V
2.0
290
Jitter
RMS Phase Jitter (random) –
DCO Mode Only
T_phj
–
–
RMS Phase Jitter (random) –
Any-frequency Mode Only
T_phj
–
–
RMS Period Jitter
[3]
Note:
3. Measured according to JESD65B.
T_jitt
–
0.225
0.1
0.225
0.11
1
0.340
0.14
0.340
0.15
1.6
ps
ps
ps
ps
ps
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V
V
V
V
ps
See
Figure 5
See
Figure 5
See
Figure 6
20% to 80%, see
Figure 6
Table 3. Electrical Characteristics – LVDS Specific
Parameter
Symbol
Min.
Typ.
Max.
Unit
Condition
Current Consumption
Current Consumption
OE Disable Supply Current
Output Disable Leakage Current
Idd
I_OE
I_leak
–
–
–
–
–
0.15
80
61
–
mA
mA
A
Excluding Load Termination Current, Vdd = 3.3 V or 2.5 V
OE = Low
OE = Low
Output Characteristics
Differential Output Voltage
Delta VOD
Offset Voltage
Delta VOS
Rise/Fall Time
VOD
ΔVOD
VOS
ΔVOS
Tr, Tf
250
–
1.125
–
–
–
–
–
–
400
455
50
1.375
50
470
Jitter
RMS Phase Jitter (random) –
DCO Mode Only
T_phj
–
–
RMS Phase Jitter (random) –
Any-frequency Mode Only
T_phj
–
–
RMS Period Jitter
[4]
Note:
4. Measured according to JESD65B.
T_jitt
–
0.21
0.1
0.21
0.1
1
0.275
0.12
0.367
0.12
1.6
ps
ps
ps
ps
ps
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 156.25 MHz, Integration bandwidth = 12 kHz to 20 MHz,
all Vdd levels
f = 156.25, IEEE802.3-2005 10 GbE jitter mask integration
bandwidth = 1.875 MHz to 20 MHz, all Vdd levels
f = 100, 156.25 or 212.5 MHz, Vdd = 3.3 V or 2.5 V
mV
mV
V
mV
ps
f = 156.25MHz See
Figure 7
See
Figure 7
See
Figure 7
See
Figure 7
Measured with 2 pF capacitive loading to GND, 20% to 80%,
[align=left][font=微软雅黑][size=3]We sincerely invite you to unveil the mystery of the MSO5 series multi-channel oscilloscope with us and interpret the inner mechanism of the oscilloscope. After-sales te...
The compilation is successful and the MCU source program is as follows: /********************************************************************************** Function: Running V2.86 version of ucosii on...
[i=s]This post was last edited by littleshrimp on 2019-9-5 08:41[/i]Need a logic deviceThis device has multiple outputs o1, o2, oN,a clock and a resetWhen the first clock is input, o1 outputs 1 and th...
【Experimental environment】
There is a server and two clients: Client1 and Client2. The server and Client1 run on Linux systems, and Client2 runs on Windows.
Server source code:
#include stdio.h#includ...
Reading the high and low levels of a pin is most commonly used in key press determination, and is also used in interrupts.
1. Key phrases
int32_t ROM_GPIOPinRead(uint32_t ui32Port, uint8_t ui8Pins)Par...
When we start learning digital circuits, we usually practice simplifying logical expressions. We can eliminate many terms from this. But when it comes to competition and risk, we sometimes have to int...
TRINAMIC announces the PD20-1-1210, a highly miniaturized mechatronic solution for applications requiring a small form factor. The PD20-1-1210 offers state-of-the-art motion control and is ideal for ...[Details]
On December 8, the announcement of the design and construction general contracting project of the 200MW/1000MWh all-vanadium liquid flow energy storage project of Three Gorges Energy in Jimsar, Xin...[Details]
The magnetic float level gauge adopts the principle of communicating vessels to introduce the liquid in the container into the main body of the level gauge at the same height. The floating float asse...[Details]
Abstract: Aiming at the echo problem in communication, an adaptive echo canceller is designed based on the LMS algorithm of adaptive filtering. Based on the use of FPGA chips, on the DSP Builder ...[Details]
On November 30, it was reported that Huawei is still developing new Hongmeng smartphones, which is certain. According to Weibo blogger @WHYLAB, Huawei has a new 4G phone that has passed the nationa...[Details]
Li Jianlin, Niu Meng, Zhou Xichao, Xiu Xiaoqing, and Zhou Jinghua, researchers from Beijing Frequency Conversion Technology Engineering Research Center (North China University of Technology), State...[Details]
The interrupt method is used to realize full-duplex communication. This example uses two MEGA8515s, and the connection is: MISO----MISO MOSI----MOSI SCK ----SCK /SS ----/SS The function fill_tx...[Details]
0 Introduction
Channel coding technology can detect and correct errors introduced by signals during transmission, thus ensuring reliable data transmission .
The parity check matrix ...[Details]
Today, Apple officially launched the newly designed Mac Pro at WWDC 2019. Although it is a brand new design, the 2019 Mac Pro is also a return to Apple's classic "cheese grater" appearance. The inter...[Details]
1 Overview The I/O port of the microcontroller is the channel for input signals and output signals. The 8051 microcontroller has four groups of I/O ports, P0, P1, P2, and P3, and each group of ports ...[Details]
Texas Instruments announces signing of a memorandum of understanding with CRRC Zhuzhou Institute to upgrade joint design laboratory Assist in the construction of intercity high-speed railways and in...[Details]
1. Experimental tasks
As shown in the figure below, two common cathode digital tubes are connected to the P0 and P2 ports of the AT89S51 microcontroller respectively. The P0 port drives the tens di...[Details]
Magnetic flap level gauges are mainly used for level measurement of liquid media. However, since the liquids in industrial sites are usually flammable, explosive, and highly corrosive, the correspo...[Details]
Drive-by-wire chassis solutions
In the process of automobile intelligence and electrification, core technologies and products related to intelligent wire-controlled chassis have beco...[Details]
Making friends through disassembly
京公网安备 11010802033920号
EEWORLD
