RNCF63T23200.5%R datasheet, PDF

RNCF63T23200.5%R: DescriptionFixed Resistor, Thin Film, 1W, 320ohm, 150V, 0.5% +/-Tol, -50,50ppm/Cel, 2512,; CategoryPassive components The resistor; File Size127KB，2 Pages; ManufacturerSEI(Stackpole Electronics Inc.); Websitehttps://www.seielect.com/; Environmental Compliance

Download Datasheet Parametric View All

RNCF63T23200.5%R Overview

Fixed Resistor, Thin Film, 1W, 320ohm, 150V, 0.5% +/-Tol, -50,50ppm/Cel, 2512,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	941392133
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Chip
JESD-609 code	e3
Number of terminals	2
Maximum operating temperature	155 °C
Minimum operating temperature	-55 °C
Package height	0.6 mm
Package length	6.3 mm
Package form	SMT
Package width	3.1 mm
method of packing	TR, 7 Inch
Rated power dissipation(P)	1 W
resistance	320 Ω
Resistor type	FIXED RESISTOR
series	RNC63(.5%,25/50TC)
size code	2512
technology	THIN FILM
Temperature Coefficient	50 ppm/°C
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrier
Tolerance	0.5%
Operating Voltage	150 V

Why is the IRQ pin of PN532 useless?: Shouldn't the PN532's IRQ pin generate an interrupt when a card is received? I'm using the serial port mode, but why is it that even though I set the IRQ pin to be enabled, it doesn't work? I can read...; sky999 RF/Wirelessly

Altera FPGA downloads JIC file successfully, but does not load, downloads sof normally: [i=s]This post was last edited by wsmysyn on 2018-7-29 10:09[/i] As the title: I was debugging FPGA recently and needed to burn the code into Flash; but the jic file was downloaded successfully but th...; wsmysyn FPGA/CPLD

Hiring embedded software engineer: Headhunting position [Chengdu] Job responsibilities: 1. According to the company's business requirements, develop embedded software for R&D products and test platforms; 2. Responsible for the design, ...; ff318421749 Recruitment

Half the size, twice the power! - Gallium nitride technology revolutionizes robotics, renewable energy, telecommunications and more: [align=left][color=rgb(85, 85, 85)][font="][size=14px][color=rgb(170, 102, 102)][url=https://e2echina.ti.com/cfs-file/__key/communityserver-blogs-components-weblogfiles/00-00-0 0-01-15/4645.102418_5F0...; alan000345 TI Technology Forum

FPGA is too difficult. Too difficult.: The SCLK output was not adjusted overnight. The Verilog program has been written. The SCLK output is normal during simulation, but ILA does not know why SCLK always has no output. There was a version ...; littleshrimp FPGA/CPLD

[NXP Rapid IoT Review] Sensor data reading and display: [i=s] This post was last edited by shihuntaotie on 2019-1-9 21:39 [/i] [font=宋体][size=4] Read all sensor data of the kit according to the evaluation plan, and still use the online IDE for programming....; shihuntaotie RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components