ASTMLPD-25-66.666MHZ-ER-EB-T3 datasheet, PDF

ASTMLPD-25-66.666MHZ-ER-EB-T3: DescriptionLVCMOS Output Clock Oscillator, 66.666MHz Nom, SMD, 4 PIN; CategoryPassive components oscillator; File Size3MB，13 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ASTMLPD-25-66.666MHZ-ER-EB-T3 Overview

LVCMOS Output Clock Oscillator, 66.666MHz Nom, SMD, 4 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	7283351355
Reach Compliance Code	compliant
Other features	ENABLE/DISABLE FUNCTION; TR, 7 INCH
Frequency Adjustment - Mechanical	NO
frequency stability	25%
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	66.666 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
Oscillator type	LVCMOS
Output load	15 pF
physical size	2.5mm x 2.0mm x 0.75mm
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %

EEWORLD University Hall----Power MOSFET working in linear mode: Power MOSFETs operating in linear mode : https://training.eeworld.com.cn/course/5158...; 木犯001号 Analog electronics

Output voltage ripple sources and suppression: Author: Yuan Tan Many applications such as medical equipment and test and measurement instruments are extremely sensitive to power supply ripple and noise. Understanding the generation mechanism and m...; qwqwqw2088 Analogue and Mixed Signal

6s to 96s Li-Ion Battery Monitoring Demonstrator Reference Design: [i=s] This post was last edited by qwqwqw2088 on 2019-5-14 07:57 [/i] [size=5] This design is a small battery monitoring demonstrator design for a centralized battery management system (BMS). Its conf...; qwqwqw2088 Analogue and Mixed Signal

Impression of domestic FPGA Anlu: Some time ago, I saw that Huawei, an international giant, was using domestic FPGAs, and Anlu happened to be one of the suppliers. In the past few days, I saw the trial of Anlu FPGA, and I learned more...; bigbat FPGA/CPLD

Looking for a program for a basketball scoring system based on FPGA: I am currently working on my graduation project, the topic is a basketball scoring system based on FPGA, please share some information with me, thank you QQ: 1374570719...; 潇潇雨忆 EE_FPGA Learning Park

Python Tinker Study Notes (Part 2): [i=s]This post was last edited by Changjianze1 on 2019-2-20 13:23[/i] [b][color=#5E7384]This content was originally created by EEWORLD forum netizen [size=3]Changjianze1[/size]. If you need to reprint...; 常见泽1 MicroPython Open Source section

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components