EEWORLDEEWORLDEEWORLD

Part Number

Search

VS-702-EDE-KXAA-669M326600

Description
SAW Oscillator, 669.3266MHz Nom, LCC-6
CategoryPassive components    oscillator   
File Size830KB,7 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Environmental Compliance
Download Datasheet Parametric View All

VS-702-EDE-KXAA-669M326600 Overview

SAW Oscillator, 669.3266MHz Nom, LCC-6

VS-702-EDE-KXAA-669M326600 Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid4004860895
package instructionDILCC6,.2
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
Maximum control voltage3 V
Minimum control voltage0.3 V
maximum descent time0.5 ns
Frequency offset/pull rate50 ppm
JESD-609 codee4
linearity5%
Installation featuresSURFACE MOUNT
Number of terminals6
Nominal operating frequency669.3266 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeSAW OSCILLATOR
Output compatibilityLVDS
Encapsulate equivalent codeDILCC6,.2
physical size7.49mm x 5.08mm x 2.13mm
longest rise time0.5 ns
Maximum slew rate90 mA
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceNickel/Gold (Ni/Au)

VS-702-EDE-KXAA-669M326600 Preview

VS-702
Voltage Controlled SAW Oscillator
Previous Vectron Model VS-720
VS-702
Description
The VS-702 is a SAW Based Voltage Controlled Oscillator that achieves low phase noise and very low jitter performance. The VS-
702 is housed in an industry standard hermetically sealed LCC package and available in tape and reel.
Features
Industry Standard Package, 5.0 x 7.5 x 2.0 mm
ASIC Technology for Ultra Low Jitter
0.100 ps-rms typical across 12 kHz to 20 MHz BW
0.120 ps-rms typical across 50 kHz to 80 MHz BW
Output Frequencies from 150 MHz to 1 GHz
3.3 V Operation
LV-PECL or LVDS Configuration with Fast Transition Times
Improved Temperature Stability over Standard VCSO (±20 ppm)
Output Disable Feature
0/70°C or -40/85°C operating temperature
Product is free of lead and compliant to EC RoHS Directive
SONET, SDH
Applications
Ideal for PLL circuits for clock smoothing and frequency
translation
Synchronous Ethernet
Fiber Channel
LAN / WAN
Test and Measurement
Block Diagram
Complementary
Output
Output
V
DD
BAW
SAW
V
C
E/D
Page1
Gnd
Performance Specifications
Table 1. Electrical Performance
Parameter
Voltage
1
Current (No Load)
Nominal Frequency
2
Absolute Pull Range
3,6
Linearity
3
Gain Transfer Positive
3
(See pg 5)
Temperature Stability
3
Mid Level
3
Single Ended Swing
3
Double Ended Swing
3
Current
Rise Time
4
Fall Time
4
Symmetry
3
Jitter (12 kHz - 20 MHz BW)622.08MHz
5
Jitter (50 kHz - 80 MHz BW)155.52MHz
5
Period Jitter, RMS (622.08MHz)
7
Period Jitter, Peak - Peak (622.08MHz)
7
Spurious Suppression
2
Control Voltage
Control Voltage Range for APR
Control Voltage Input Impedance
Control Voltage Modulation BW
Output Enabled, Option A
Output Disabled, Option A
Output Enabled, Option C
Output Disabled, Option C
Operating Temperature
Package Size
1]
2]
3]
4]
5]
6]
7]
Symbol
V
DD
I
DD
Min
Supply
2.97
Frequency
Typical
3.3
70
Maximum
3.63
90
1000
Units
V
mA
MHz
ppm
%
ppm/V
ppm
f
N
APR
Lin
K
V
f
STAB
150
±50
5
+100
±20
Outputs
V
DD
-1.5
V
DD
-1.3
750
1.5
10
V
DD
-1.2
V
mV-pp
V-pp
I
OUT
t
R
t
F
SYM
фJ
фJ
фJ
фJ
45
50
0.1
0.12
2.5
16
-60
V
C
Z
IN
BW
V
IH
V
IL
V
IL
V
IH
T
OP
0.3
75
50
Enable/Disable
0.7*V
DD
20
500
500
55
0.250
0.300
3.0
24
-50
3.0
mA
ps
ps
%
ps-rms
ps-rms
ps
ps
dBc
V
KΩ
kHz
V
V
0.3*V
DD
0.2*V
DD
0.7*V
DD
0/70 or -40/85
5.0 x 7.5 x 2.0
°C
mm
The VS-702 power supply should be filtered, eg, 0.1 and 0.01uF to ground
See Standard Frequencies and Ordering Information tables for more specific information
Parameters are tested with production test circuit below (Fig 1).
Measured from 20% to 80% of a full output swing (Fig 2).
Integrated across stated bandwidth.
Tested with Vc = 0.3V to 3.0V unless otherwise stated in part description
Broadband Period Jitter measured using Lecroy Wavemaster 8600A 6 GHz Oscilloscope, 25K samples taken. See application note.
Fig 1: Test Circuit
Vc (-1.0V to +1.7V)
1
6
Vcc (+2V)
Fig 2: LVPECL Waveform
t
R
t
F
SYM = 100 x t
A
/ t
R
OD (-1.3V), OE (Open)
2
5
COutput
Vee (-1.3V)
3
4
Output
50
50
Test Circuit Notes:
1) To Permit 50
Measurement of Outputs, all DC Inputs are Biased Down 1.3V.
2) All Voltage Sources Contain Bypass Capacitors to Minimize Supply Noise.
3) 50
Terminations are Within Test Equipment.
t
A
t
R
Page2
Outline Drawing & Pad Layout
XXX.XXXX
VS702 YWW
CCC-CCCC
XXX.XX
XXXMXXX
Dimensions in inches (mm)
Table 2. Pin Out
Pin
1
2
3
4
5
6
Symbol
V
C
OE
GND
Output
COutput
Function
VCXO Control Voltage
Enable/Disable
**See Ordering Options**
Case and Electrical Ground
Output
Complementary Output
Power Supply Voltage (3.3V ±10%)
V
DD
Typical Phase Noise
Typical Gain
VS-702 @ 622.08 MHz
200
120
150
110
100
100
50
Gain (ppm/V)
Pull (ppm)
0
0
-50
0.5
1
1.5
2
2.5
3
90
Series1
Series2
80
-100
70
-150
-200
Vc (volts)
60
Page3
Suggested Output Load Configurations
The VS-702 incorporates a standard PECL output scheme, which are un-terminated emitters as shown in Figure 3. There are numerous application notes on
terminating and interfacing PECL logic and the two most common methods are a single resistor to ground, Figure 4, and a pull-up/pull-down scheme as
shown in Figure 5. An AC coupling capacitor is optional, depending on the application and the input logic requirements of the next stage.
One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-termi-
nated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching
into account. Load matching and power supply noise are the main contributors to jitter related problems.
Figure 3 Standard PECL Output Configuration
Figure 4 Single Resistor Termination Scheme
Resistor values are typically 120 to 240 ohms
Figure 5 Pull-Up Pull-Down Termination
Reliability
VI qualification includes aging at various extreme temperatures, shock and vibration, temperature cycling, and IR reflow
simulation. The VS-702 family is capable of meeting the following qualification tests:
Table 3. Environmental Compliance
Parameter
Mechanical Shock
Solderability
Gross and Fine Leak
Resistance to Solvents
Moisture Sensitivity Level
Contact Pads
Mechanical Vibration
Conditions
MIL-STD-883, Method 2007
MIL-STD-883, Method 2003
MIL-STD-883, Method 1014
MIL-STD-883, Method 2015
MSL 1
Gold over Nickel
MIL-STD-883,
Typical Characteristics - Phase Noise
Method 2002
Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not
implied at these or any other conditions in excess of conditions represented in the operational sections of this datasheet.
Exposure to absolute maximum ratings for extended periods may adversely affect device reliability. Permanent damage is
also possible if OD or Vc is applied before Vcc.
Table 4. Absolute Maximum Ratings
Parameter
Power Supply
Output Current
Voltage Control Range
Storage Temperature
Soldering Temp/Time
Symbol
V
DD
I
OUT
V
C
TS
T
LS
Ratings
0 to 6
25
0 to V
DD
-55 to 125
260 / 40
Unit
V
mA
V
°C
°C / sec
Although ESD protection circuitry has been designed into the VS-702 proper precautions should be taken when handling
and mounting. VI employs a human body model (HBM) and a charged device model (CDM) for ESD susceptibility testing
and design protection evaluation.
Table 5. ESD Ratings
Model
Human Body Model
Charged Device Model
Minimum
500V
500V
Conditions
MIL-STD-883, Method 3015
JESD22-C101
Page4
IR
IR Reflow
Table 6. Reflow Profile (IPC/JEDEC J-STD-020C)
Parameter
PreHeat Time
Ts-min
Ts-max
Ramp Up
Time Above 217 °C
Time To Peak Temperature
Time at 260 °C
Ramp Down
Symbol
t
S
Value
60 sec Min, 180 sec Max
150°C
200°C
3 °C/sec Max
60 sec Min, 150 sec Max
480 sec Max
20 sec Min, 40 sec Max
6 °C/sec Max
R
UP
t
L
T
25C to peak
t
P
R
DN
The device is qualified to meet the JEDEC
standard for Pb-Free assembly. The
temperatures and time intervals listed
are based on the Pb-Free small body
requirements. The VS-702 device is
hermetically sealed so an aqueous wash is
not an issue.
Termination Plating:
Electroless Gold Plate over Nickel Plate
Tape & Reel (EIA-481-2-A)
Table 7. Tape and Reel Information
Tape Dimensions (mm)
Dimension
Tolerance
VS-702
Reel Dimensions (mm)
Po
Typ
4
W
Typ
16
F
Typ
7.5
Do
Typ
1.5
P1
Typ
8
A
Typ
178
B
Min
1.5
C
Typ
13
D
Min
20.2
N
Min
50
W1
Typ
16.4
W2
Max
22.4
# Per
Reel
200
Page5
How can analog technology and digital technology be combined into one
How can analog technology and digital technology be combined into one, or digital technology replace analog technology? For general applications, analog and digital systems can indeed be distinguished...
fighting Analog electronics
Several suggestions on how to do a good job in tax control bidding
Several suggestions on how to make good tax control bidding work [align=center]Several suggestions on how to make good tax control cash register bidding work[/align] Tax control cash register product ...
dgj Embedded System
Please recommend some good university textbooks on STM32. Thank you.
Please recommend some good university textbooks on STM32. Thank you....
一沙一世 MCU
LED flashing program, can't enter interrupt
According to the introductory document, I configured the interface and timer, but the software simulation cannot enter the interrupt. Can someone help me?...
wdm0219 Renesas Electronics MCUs
How to output full load of power module
Now I want a DC/DC power module with full load output. The power module has 110VDC input, 24V / 8.4A output and 200W full load output. Now the analysis on resistor value selection is as follows. Since...
shaorc Analog electronics
Qinheng MCU CH55X — USB application example source code sharing
The content of this post is the application examples related to USB microcontrollers CH559/CH554/CH552 and other MCUs accumulated by Qinheng technical engineers in long-term project practice, which me...
宋元浩 Domestic Chip Exchange

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号