SIT9025AMU22HXXNC25.000625 datasheet, PDF

SIT9025AMU22HXXNC25.000625: DescriptionLVCMOS Output Clock Oscillator, 25.000625MHz Nom,; CategoryPassive components oscillator; File Size866KB，14 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT9025AMU22HXXNC25.000625 Overview

LVCMOS Output Clock Oscillator, 25.000625MHz Nom,

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145227834092
Reach Compliance Code	unknown
Country Of Origin	Malaysia, Taiwan, Thailand
YTEOL	6.8
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	4
Nominal operating frequency	25.000625 MHz
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Oscillator type	LVCMOS
Output load	15 pF
Encapsulate equivalent code	DILCC4,.1,83
physical size	3.2mm x 2.5mm x 0.75mm
Filter level	AEC-Q100
Maximum slew rate	9.5 mA
Maximum supply voltage	3.3 V
Minimum supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

Dismantle the U-Shield of CCB: In response to the call for disassembly on the forum, I disassembled the CCB U-Shield. Some readers may ask, "Don't you want money? Why disassemble the U-Shield?" Don't worry, I'm not that stupid. Thi...; ddllxxrr Making friends through disassembly

Analog circuit design engineer recruitment: (1 person) Ningbo Daxie Development Zone Isate Elevator Co., Ltd.Job nature: full-time Job location: Ningbo [Number of recruits: 1 Salary: negotiableWork experience: 2 years Education: Bachelor degree...; fighting Analog electronics

【Qinheng RISC-V core CH582】 5 Bluetooth routine initial evaluation and environment construction: Qinheng provides quite a lot of Bluetooth test routines. This evaluation first builds the test environmentOpen the Peripheral example under BLE, compile and download it to the development board Downlo...; kit7828 Domestic Chip Exchange

RISC-V MCU IDE MRS (MounRiver Studio) development: Solve the problem of RAM usage showing 100% after compilation: In the previous article, we learned how to enable the function of printing FLASH and RAM usage information after programming. However, in actual development, although our program does not use all the ...; Moiiiiilter MCU

FPGA Learning - Introduction to Verilog: 1. IntroductionVerilog HDL is a hardware description language specifically used to design digital systems, such as network switches, microprocessors, memories, and even simple flip-flops. Using Verilo...; YvanEE Altera SoC

Let's take a look at the price increase rhythm of 10 major chip manufacturers, starting a new round of price increases: As we enter 2022, price increase letters from major chip manufacturers are still being updated and price increases are still continuing.There have been frequent emergencies recently, including factory...; qwqwqw2088 Talking

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components