SL8BLF-02-2580-DC datasheet, PDF

SL8BLF-02-2580-DC: DescriptionArray/Network Resistor, Bussed, 0.8W, 100V, 0.5% +/-Tol, 50ppm/Cel, Surface Mount, 3040, SOIC, LEAD FREE; CategoryPassive components The resistor; File Size277KB，4 Pages; ManufacturerTT Electronics plc; Websitehttp://www.ttelectronics.com/; Environmental Compliance

Download Datasheet Parametric View All

SL8BLF-02-2580-DC Overview

Array/Network Resistor, Bussed, 0.8W, 100V, 0.5% +/-Tol, 50ppm/Cel, Surface Mount, 3040, SOIC, LEAD FREE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Objectid	2008841568
package instruction	, 3040
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	PRECISION
Component power consumption	0.05 W
The first element resistor	258 Ω
JESD-609 code	e3
Manufacturer's serial number	SOIC
Installation features	SURFACE MOUNT
Network Type	BUSSED
Number of components	15
Number of functions	1
Number of terminals	16
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
method of packing	TR; TUBE
Rated power dissipation(P)	0.8 W
Rated temperature	70 °C
Resistor type	ARRAY/NETWORK RESISTOR
size code	3040
surface mount	YES
Temperature Coefficient	50 ppm/°C
Temperature coefficient tracking	20 ppm/°C
Terminal surface	Matte Tin (Sn)
Terminal shape	GULL WING
Tolerance	0.5%
Operating Voltage	100 V

FAQ_How to test Mesh low power nodes: Author: Lucien KUANG, ST engineerClick to download the pdf document to view:Keywords: BlueNRG-1, BlueNRG-2, Mesh, low power consumptionQuestion: After getting our boards, many friends want to know whe...; nmg ST - Low Power RF

STM32F207: Our company has authentic original factory order (Mouser) stm32f207vet6 1000pcs price preferential, WeChat 1875387499...; chlegay stm32/stm8

How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits: 0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...; led2015 Power technology

FPGA Implementation of Digital Signal Processing.pdf: FPGA Implementation of Digital Signal Processing.pdf...; zxopenljx EE_FPGA Learning Park

Phase-Locked Loop (PLL) Basics: Phase-Locked Loop (PLL) Basics A phase-locked loop is a feedback system in which a voltage-controlled oscillator (VCO) and a phase comparator are connected so that the oscillator can maintain a consta...; qwqwqw2088 Analogue and Mixed Signal

【GD32450I-EVAL】+ 03 Basic usage of library functions - taking key interrupt as an example: [i=s]This post was last edited by DDZZ669 on 2020-9-18 22:05[/i]The previous article " 【GD32450I-EVAL】+ 02 Software Development Environment Configuration (KEIL 5) and Running Light Test " introduced t...; DDZZ669 GD32 MCU

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components