EEWORLDEEWORLDEEWORLD

Part Number

Search

2325-43-D2-60-010

Description
Card Edge Connector
CategoryThe connector    The connector   
File Size107KB,2 Pages
ManufacturerECS
Websitehttp://www.ecsxtal.com/
Download Datasheet Parametric View All

2325-43-D2-60-010 Overview

Card Edge Connector

2325-43-D2-60-010 Parametric

Parameter NameAttribute value
Objectid1971535288
Reach Compliance Codeunknown
ECCN codeEAR99
Connector typeCARD EDGE CONNECTOR
Contact point genderFEMALE
DIN complianceNO
Filter functionNO
IEC complianceNO
MIL complianceNO
Mixed contactsNO
Installation methodSTRAIGHT
Installation typeBOARD
Number of rows loaded2
OptionsGENERAL PURPOSE
Terminal pitch3.175 mm
Termination typeSOLDER
Total number of contacts50
UL Flammability Code94V-0
CC
S
2300 Series Low Profile Card Edge Connector
.125[3.18] Contact Centers
Specifications
Insulator Material: Glass filled polyester, type PBT,
94 V-O, UL Rated.
Contact Material: Phosphor Bronze Alloy
Contact Plating: Gold and/or Tin over .000050” Nickel,
(See Contact Plating Options).
Current Rating:
3 amp at 30°C
Contact Resistance: Contact to Daughter Card:
10 m
Insulation Resistance: 5000 M
Dielectric Withstand Voltage: 1500 V AC
Daughter Board Insertion Force:
16 oz max. per contact pair
when tested with a .071” thick gage.
R
C
R
Recognized under the recognized component
Program of Underwriters Laboratories, Inc.
File Numbers: E146967 and E176234
Daughter Board Withdrawal Force:
1 oz min. per contact pair
when tested with a .054” thick gage.
PLEASE CONTACT ECS FOR DIMENSIONING
POLARIZING KEYS
P/N 23-PK2
.230 [5.84]
KEY IN BETWEEN CONTACTS
(ORDER SEPARATELY)
KEY REPLACES ONE PAIR OF CONTACTS
(ORDER SEPARATELY)
.175 [4.44]
.032 [.81]
.280 [7.11]
.200 [5.08]
.051 [1.30]
5.05 [12.83]
P/N 23-PK1
.103 [2.62]
CONSULT FACTORY FOR MOLDED IN KEY
WWW.ECSCONN.COM
FPGA Design and Implementation of HDLC Control Protocol.pdf
FPGA Design and Implementation of HDLC Control Protocol.pdfClear Format...
zxopenljx EE_FPGA Learning Park
【Silicon Labs Development Kit Review 03】+IO/Uart Usage
[i=s]This post was last edited by jone5 on 2021-7-26 00:34[/i]Uart usageI have not yet analyzed the clock tree in depth, but only used Uart and Io. The usage experience of SimplicityStudio-5 is simila...
jone5 Development Kits Review Area
Even if we give the complete set of drawings, Chinese people still cannot build high-end lithography machines?
As a number of chip companies rush to list on the Science and Technology Innovation Board, the basic tools for chip production - domestic lithography machines - have also been successfully pushed to t...
eric_wang Talking
System Verilog 1800-2012 Syntax Manual
Contains two documents: IEEE Standard for Standard SystemC Language Reference Manual IEEE Standard for SystemVerilog—Unified Hardware Design, Specification, and Verification Languagehttps://download.e...
arui1999 Download Centre
aos multithreading and mutex lock
[i=s]This post was last edited by Chengjian on 2022-6-14 12:52[/i]First, let’s look at a piece of code: #include stdlib.h #include string.h #include aos/aos.h #include "aos/cli.h" #include "main.h" #i...
乘简 XuanTie RISC-V Activity Zone
Now many circuits do not have watchdogs, but some watchdog circuits are necessary. I would like to ask in which applications,...
Nowadays, many circuits do not have watchdogs, but some watchdog circuits are necessary. I would like to ask in which applications, watchdog circuits are necessary?...
QWE4562009 MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号