IDT71M025L85C datasheet, PDF - EEWORLD Datasheet

IDT71M025L85C: DescriptionStandard SRAM, 128KX8, 85ns, CMOS, CDIP32, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32; Categorystorage storage; File Size210KB，8 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

IDT71M025L85C Overview

Standard SRAM, 128KX8, 85ns, CMOS, CDIP32, 0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	0.600 INCH, SIDE BRAZED, CERAMIC, DIP-32
Contacts	32
Reach Compliance Code	_compli
ECCN code	EAR99
Maximum access time	85 ns
I/O type	COMMON
JESD-30 code	R-CDIP-T32
JESD-609 code	e0
length	40.894 mm
memory density	1048576 bi
Memory IC Type	STANDARD SRAM
memory width	8
Number of functions	1
Number of terminals	32
word count	131072 words
character code	128000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	128KX8
Output characteristics	3-STATE
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	DIP
Encapsulate equivalent code	DIP32,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.826 mm
Maximum standby current	0.00005 A
Minimum standby current	2 V
Maximum slew rate	0.1 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm
Base Number Matches	1

DSP has a problem with printf function running away in CCS environment: When I used the simulator to connect to DSP C5509A in CCS environment to debug an RTC program, I found that the output window did not output time information regularly. I thought it was a problem with...; fish001 DSP and ARM Processors

USB transformation of ESP32-S2-Saola-1: The native USB port on ESP32-S2-Saola-1 is not connected to the USB, but only to the pin header. Although it can be used every time with Dupont wire, it is easy to have poor contact, so I want to modi...; dcexpert MicroPython Open Source section

Is there any delay when directly connecting FPGA I/O pins?: If I connect any two I/O pins directly without a buffer in between, is there any delay? The delay of connecting one inverter in between and connecting three inverters should be 3 times different. Why ...; book1 FPGA/CPLD

Eat mushrooms and see villains! It's the time of the year again when Yunnan people poison themselves: Because of the COVID-19 pandemic, I believe that everyone hasn't traveled for a long time. I'm sharing an article about eating mushrooms in Yunnan to experience the local customs and practices of diff...; eric_wang Talking

Crosstalk Elimination Technology in Altium Designer: By Jane Zhang , Aug 27, 2019Remember when you were in school and the teacher asked the whole class a question and you knew the answer! You and a few other students excitedly raised your hands, hoping ...; qwqwqw2088 PCB Design

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components