71V3579SA80BQI datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > storage> storage> 71V3579SA80BQI

71V3579SA80BQI: DescriptionStandard SRAM, 256KX18, 8ns, CMOS, PBGA165, FPBGA-165; Categorystorage storage; File Size629KB，22 Pages; ManufacturerIDT (Integrated Device Technology)

Download Datasheet Parametric View All

71V3579SA80BQI Overview

Standard SRAM, 256KX18, 8ns, CMOS, PBGA165, FPBGA-165

71V3579SA80BQI Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Objectid	1122333528
package instruction	FPBGA-165
Reach Compliance Code	not_compliant
ECCN code	3A991.B.2.A
Maximum access time	8 ns
Maximum clock frequency (fCLK)	100 MHz
I/O type	COMMON
JESD-30 code	R-PBGA-B165
JESD-609 code	e0
memory density	4718592 bit
Memory IC Type	STANDARD SRAM
memory width	18
Humidity sensitivity level	3
Number of functions	1
Number of terminals	165
word count	262144 words
character code	256000
Operating mode	SYNCHRONOUS
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
organize	256KX18
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Encapsulate equivalent code	BGA165,11X15,40
Package shape	RECTANGULAR
Package form	GRID ARRAY
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	225
power supply	3.3 V
Certification status	Not Qualified
Maximum standby current	0.035 A
Minimum standby current	3.14 V
Maximum slew rate	0.21 mA
Maximum supply voltage (Vsup)	3.465 V
Minimum supply voltage (Vsup)	3.135 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Tin/Lead (Sn63Pb37)
Terminal form	BALL
Terminal pitch	1 mm
Terminal location	BOTTOM
Maximum time at peak reflow temperature	NOT SPECIFIED

Preview

Download Datasheet

View All

128K X 36, 256K X 18

3.3V Synchronous SRAMs

3.3V I/O, Flow-Through Outputs

Burst Counter, Single Cycle Deselect

Features

◆

IDT71V3577S

IDT71V3579S

IDT71V3577SA

IDT71V3579SA

Description

The IDT71V3577/79 are high-speed SRAMs organized as

128K x 36/256K x 18. The IDT71V3577/79 SRAMs contain write, data,

address and control registers. There are no registers in the data output

path (flow-through architecture). Internal logic allows the SRAM to gen-

erate a self-timed write based upon a decision which can be left until the

end of the write cycle.

The burst mode feature offers the highest level of performance to the

system designer, as the IDT71V3577/79 can provide four cycles of data

for a single address presented to the SRAM. An internal burst address

counter accepts the first cycle address from the processor, initiating the

access sequence. The first cycle of output data will flow-through from the

array after a clock-to-data access time delay from the rising clock edge of

the same cycle. If burst mode operation is selected (ADV=LOW), the

subsequent three cycles of output data will be available to the user on the

next three rising clock edges. The order of these three addresses are

defined by the internal burst counter and the

LBO

input pin.

The IDT71V3577/79 SRAMs utilize IDT’s latest high-performance

CMOS process and are packaged in a JEDEC standard 14mm x 20mm

100-pin thin plastic quad flatpack (TQFP) as well as a 119 ball grid array

(BGA) and a 165 fine pitch ball grid array (fBGA).

Input

Output

Input

I/O

Supply

Synchronous

Asynchronous

Synchronous

N/A

Synchronous

N/A

Synchronous

Asynchronous

Synchronous

N/A

◆

128K x 36, 256K x 18 memory configurations

Supports fast access times:

Commercial:

– 7.5ns up to 117MHz clock frequency

Commercial and Industrial:

– 8.0ns up to 100MHz clock frequency

– 8.5ns up to 87MHz clock frequency

LBO

input selects interleaved or linear burst mode

Self-timed write cycle with global write control (GW), byte write

enable (BWE), and byte writes (BWx)

3.3V core power supply

Power down controlled by ZZ input

3.3V I/O

Optional - Boundary Scan JTAG Interface (IEEE 1149.1

compliant)

Packaged in a JEDEC Standard 100-pin plastic thin quad

flatpack (TQFP), 119 ball grid array (BGA) and 165 fine pitch ball

grid array

Pin Description Summary

-A

BWE

(1)

CLK

ADV

ADSC

ADSP

LBO

TMS

TDI

TCK

TDO

TRST

I/O

-I/O

, I/O

-I/O

, V

DDQ

Address Inputs

Chip Enable

Chip Selects

Output Enable

Global Write Enable

Byte Write Enable

Individual Byte Write Selects

Clock

Burst Address Advance

Address Status (Cache Controller)

Address Status (Processor)

Linear / Interleaved Burst Order

Test Mode Select

Test Data Input

Test Clock

Test Data Output

JTAG Reset (Optional)

Sleep Mode

Data Input / Output

Core Power, I/O Power

Ground

NOTE:

and

are not applicable for the IDT71V3579.

FEBRUARY

2009

DSC-5280/08

5280 tbl 01

Recommended Resources

Clever use of TA7641 as a wired intercom circuit diagram

One of the fuse blown indication circuits

Voltage stabilizing circuit diagram with simultaneous adjustment of positive and negative voltages

Jingbao brand JB-30A temperature-adjustable ion steam electric iron circuit diagram

555 stair and corridor touch delay switch circuit

555 light off reminder circuit

【Silicon Labs Development Kit Review】+ Unboxing Experience: [i=s]This post was last edited by anger0925 on 2021-7-25 10:29[/i]First of all, I would like to thank EEWORLD and Silicon for giving me the opportunity to experience the EFM32PG22 development kit and ...; anger0925 Development Kits Review Area

IIC Timing Diagram: ...; fish001 Microcontroller MCU

Please recommend a 5V to positive and negative 15V op amp power supply circuit or chip to share: Convert USB power supply to positive and negative 15V power supply, which can power 3 op amps. The power consumption of op amp is about 300MW, which should be enough. Please recommend related circuits...; qwqwqw2088 Analogue and Mixed Signal

Lock-in Amplifier Design: I am a newbie, and I want to make a phase-locked amplifier with a reference signal frequency of 5MHz~7MHz. I have checked some information but still have no idea. Can any expert give me some advice?...; tzqqq Analog electronics

EEWORLD University ----RISC-V 5th workshop: RISC-V 5th workshop：https://training.eeworld.com.cn/course/6012RISC-V 5th workshop...; Lemontree MCU

What is transparent transmission and point-to-multipoint transmission? What are their classic applications and advantages?: What is01Transparent transmission The module is open and transparent to the user . No matter what is transmitted, the device used only acts as a channel . Transmit the content to be transmitted intact...; 成都亿佰特 Integrated technical exchanges

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components