SIT3521AE-4C3252EZ340.000000Y datasheet, PDF

SIT3521AE-4C3252EZ340.000000Y: DescriptionHCSL Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN; CategoryPassive components oscillator; File Size1MB，45 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet Parametric View All

SIT3521AE-4C3252EZ340.000000Y Overview

HCSL Output Clock Oscillator, 340MHz Nom, QFN, 10 PIN

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	145145675038
package instruction	LCC10,.12X.2,50/40
Reach Compliance Code	unknown
Other features	ENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT
maximum descent time	0.465 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Installation features	SURFACE MOUNT
Number of terminals	10
Nominal operating frequency	340 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
Oscillator type	HCSL
Output load	50 OHM, 2 pF
Encapsulate equivalent code	LCC10,.12X.2,50/40
physical size	5.0mm x 3.2mm x 0.9mm
longest rise time	0.465 ns
Maximum slew rate	93 mA
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Palladium/Gold (Ni/Pd/Au)

The output voltage of the DCDC circuit is equal to the input voltage. What's going on?: The following circuit is designed with a DCDC input voltage of 11V--15V and an output of 12V 1A But now the output voltage is equal to the input voltage What's going on? Can you guys analyze it for me...; Knight97538 Power technology

Square wave generates triangle wave: After the square wave passes through an integrating circuit, the amplitude of the triangular wave will change with the frequency of the square wave. So how can we keep the amplitude of the triangular ...; 1244334644 Analog electronics

Altium Designer 17,18,19 Export Coordinates Tutorial: Altium Designer 17, 18, and 19 changed the way coordinate files are exported. I changed an export method that has been used for more than ten years. Overall, the export seems to be a little freer, but...; qwqwqw2088 PCB Design

Line scan camera testing: I have been using FPGA to work with CameraLink these days, but have not been successful. There is a SelectIO IP in vivado, which contains the CameraLink protocol, but the collected data always has pro...; littleshrimp Integrated technical exchanges

Operational amplifier open loop output impedance: Operational amplifier open loop output impedanceBy: Tim Green, Linear Applications Engineering Manager, Burr-Brown Product Line, Texas InstrumentsAn interesting thing happened while writing the “Six W...; fighting Analog electronics

[RVB2601 Creative Application Development] RVB2601 Development Environment Part 2: #Environment Setup##Development Environment RVB2601 recommends Jianchi CDK as the development environment. Jianchi CDK is Pingtou Ge's debugging IDE. It is based on the concept of minimalist developme...; caxfan XuanTie RISC-V Activity Zone

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components