EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

MO5M33KC50M0N

Description
CMOS Output Clock Oscillator,
CategoryPassive components    oscillator   
File Size453KB,2 Pages
ManufacturerMeritek Electronics
Websitehttp://www.meritekusa.com
Environmental Compliance
Download Datasheet Parametric View All

MO5M33KC50M0N Overview

CMOS Output Clock Oscillator,

MO5M33KC50M0N Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid7203809839
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION
maximum descent time7 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Installation featuresSURFACE MOUNT
Nominal operating frequency50 MHz
Maximum operating temperature70 °C
Minimum operating temperature-20 °C
Oscillator typeCMOS
Output load15 pF
physical size5.0mm x 3.2mm x 1.3mm
longest rise time7 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry45/55 %
How is the brightness of LCD segment code screen defined?
[align=left][color=#333333][font=微软雅黑, arial][font=微软雅黑] LCD segment screen brightness is an indicator of display clarity. Passive display LCDs are expressed in contrast, generally 5:1~20:1, while act...
晶拓 Integrated technical exchanges
WeChat applet and RSL10 Bluetooth two-way communication
[i=s]This post was last edited by dql2016 on 2021-6-29 10:47[/i]After the connection is successful, the data collected by RSL10 is sent to the WeChat applet in the form of notification. Previously, th...
dql2016 onsemi and Avnet IoT Innovation Design Competition
Thank you for being there - I am grateful for the forum which has given me a lot of technical help and helped me grow very fast.
Thank you for being there - I am grateful for the forum which has given me a lot of technical help and helped me grow very fast....
99936365 Talking
fpga download program
Can I use a USB blaster to download programs to multiple identical FPGAs on a development board?...
cheriee EE_FPGA Learning Park
How TI designs several key issues of USB protocol interface
[i=s]This post was last edited by qwqwqw2088 on 2020-8-24 09:56[/i]Designing a system that uses high-speed signals for data transfer can sometimes be difficult, especially when there are so many commu...
qwqwqw2088 Analogue and Mixed Signal
nios data transmission problem
[backcolor=rgb(238, 238, 238)][font=Tahoma, Helvetica, SimSun, sans-serif]I am learning nios recently. I want to know how to use avalon protocol to transmit between nios and other FPGA logic circuits ...
yym86202 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号