FP20214138870BHECW datasheet, PDF

FP20214138870BHECW: DescriptionRes Net,Thin Film,887 Ohms,100WV,.1% +/-Tol,-100,100ppm TC,3825 Case; CategoryPassive components The resistor; File Size92KB，3 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

FP20214138870BHECW Overview

Res Net,Thin Film,887 Ohms,100WV,.1% +/-Tol,-100,100ppm TC,3825 Case

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	975140584
Reach Compliance Code	compliant
ECCN code	EAR99
structure	Flatpack
JESD-609 code	e3
Network Type	Bussed
Number of terminals	14
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package height	2.435 mm
Package length	9.6 mm
Package form	DIP
Package width	6.475 mm
method of packing	Waffle Pack
Rated power dissipation(P)	0.1 W
resistance	887 Ω
Resistor type	ARRAY/NETWORK RESISTOR
series	FP202
size code	3825
technology	THIN FILM
Temperature Coefficient	-100,100 ppm/°C
Terminal surface	Matte Tin (Sn)
Tolerance	0.1%
Operating Voltage	100 V

Demystifying low Iq: How to design near 100% duty cycle for ultra-low power applications using WEBENCH: Many battery-powered applications require a buck converter to operate at 100% duty cycle, where V IN is close to V OUT , to extend battery life when the battery voltage reaches its minimum value. For ...; alan000345 TI Technology Forum

Graduation project needs advice: I am a senior in college. I don't know what to do for my graduation project in communication engineering. I would like some advice from an expert....; ZF追风 DIY/Open Source Hardware

HDMI application market has broad prospects: High-Definition Multimedia Interface (HDMI) has become a widely used interface standard for digital televisions and consumer electronics products, bringing high-quality experience to home entertainmen...; rain MCU

Please tell me how to use logic circuit to generate such timing: As shown in the figure below, A and B are inputs, and C is output. After B generates a high level, C outputs a high level at the rising edge of A. C outputs a low level at the rising edge of B. If B m...; littleshrimp FPGA/CPLD

TPS5430 12V input 5V output is too low: [i=s]This post was last edited by liunixy on 2019-6-5 19:23[/i]As shown in the figure above, the input is 12V and the designed output is 5V, but the actual output voltage is only about 3V when no load...; liunixy Power technology

my country's blog users are expected to reach nearly 100 million next year: my country's blog users are expected to reach nearly 100 million next year 2006-7-17With the increase in the number of Chinese netizens and the further popularization of blogs, the number of Chinese b...; hkn RF/Wirelessly

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components