GMDRS3L-51P4J1-18M datasheet, PDF

GMDRS3L-51P4J1-18M: DescriptionD Microminiature Connector, 51 Contact(s), Male, Crimp Terminal, Locking; CategoryThe connector The connector; File Size226KB，2 Pages; ManufacturerGlenair; Websitehttp://www.glenair.com/; Environmental Compliance

Download Datasheet Parametric View All

GMDRS3L-51P4J1-18M Overview

D Microminiature Connector, 51 Contact(s), Male, Crimp Terminal, Locking

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Objectid	1948087487
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.351 inch
subject depth	0.233 inch
body length	1.435 inch
Connector type	D MICROMINIATURE CONNECTOR
Contact to complete cooperation	AU ON NI
Contact point gender	MALE
Contact material	COPPER ALLOY
contact mode	STAGGERED
Contact resistance	8 mΩ
Contact style	RND PIN-SKT
Dielectric withstand voltage	600VAC V
Insulation resistance	5000000000 Ω
insulator material	LIQUID CRYSTAL POLYMER (LCP)
Manufacturer's serial number	GMDR
Installation option 1	LOCKING
Installation option 2	HEX HEAD
Installation type	CABLE
Number of rows loaded	3
Maximum operating temperature	150 °C
Minimum operating temperature	-55 °C
Rated current (signal)	3 A
reliability	COMMERCIAL
Shell material	STAINLESS STEEL
Termination type	CRIMP
Total number of contacts	51
Maximum wire diameter	24 AWG
Minimum wire diameter	24 AWG

【Silicon Labs BG22-EK4108A Bluetooth Development Evaluation】+Connection Test Using Android APP: 1. After setting up the development correctly, you can test whether the code can run correctly. A more convenient way is to download the EFR Connect Android app. After startup, enter the demo page, wi...; 北方 Development Kits Review Area

How to encapsulate GPIO into nodes.: [color=#ff0000]A: How can I encapsulate a GPIO into a node of /sys/device/platform/rst. [/color] [color=#000000]B: Does it have to be in this directory /sys/device/platform/? Is there a way to only pu...; 明远智睿Lan Industrial Control Electronics

[RVB2601 Creative Application Development] Simulating UART 3 to implement FIFO reception: The hardware serial port has a FIFO function, so the received data will be put into the buffer. Since the GPIO simulation has no buffer, I "copied" a FIFO work myself. fifi.c /**************FIFO Begin...; lugl4313820 XuanTie RISC-V Activity Zone

Please God save the child: Please help me, big guys. I beg you. 1. Based on the principle of the narrow pulse frequency discrimination circuit, design a practical frequency discrimination circuit, in which the monostable trigge...; 无意lll Analog electronics

[AT-START-F403A Review] Part 2 F403 waveform output test and maximum frequency test: Clock waveform output test Like STM32 , the PA.8 pin of STM32 has the MCO function , which has a multiplexing function - clock output (MCO) , which can output the internal clock of STM32 through PA.8 ...; 常见泽1 Domestic Chip Exchange

EEWORLD University ---- Xilinx Zynq FPGA Video Tutorial: Xilinx Zynq FPGA video tutorial : https://training.eeworld.com.cn/course/4634This tutorial explains FPGA basics, SOC introduction, DMA and VDMA, Linux, HLS image and PCIESuitable for the following app...; 老白菜 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components