ABL3-03.579545MHZ-J-4-Q-L2-P datasheet, PDF

Datasheet> All Categories > Passive components> Crystal/resonator> ABL3-03.579545MHZ-J-4-Q-L2-P

ABL3-03.579545MHZ-J-4-Q-L2-P: DescriptionParallel - Fundamental Quartz Crystal, 3.579545MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 3 PIN; CategoryPassive components Crystal/resonator; File Size1MB，3 Pages; ManufacturerAbracon; Websitehttp://www.abracon.com/index.htm; Environmental Compliance

Download Datasheet Parametric View All

ABL3-03.579545MHZ-J-4-Q-L2-P Overview

Parallel - Fundamental Quartz Crystal, 3.579545MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 3 PIN

ABL3-03.579545MHZ-J-4-Q-L2-P Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
package instruction	ROHS COMPLIANT, RESISTANCE WELDED, METAL, HC/49US, 3 PIN
Reach Compliance Code	compliant
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Nominal operating frequency	3.579545 MHz
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C

Preview

Download Datasheet

View All

HC/49US (AT49) MICROPROCESSOR CRYSTAL

ABL3 Series

FEATURES:

• Reduced height at 2.0mm

• High reliability & Low Cost

• Tight stability & extended temperature

• Proven resistance welded metal package

RoHS

Compliant

APPLICATIONS:

• Home electronics

• Computers, modems, and communications

• High-precision TCXO and clock applications

• Microprocessors

11.5 x 5.0 x 2.0 mm

| | | | | | | | | | | | | | |

STANDARD SPECIFICATIONS:

PARAMETERS

ABRACON P/N

Frequency

Operation Mode

ABL3 Series

3.579545 MHz to 70 MHz

AT cut (Fundamental or 3rd OT) or BT cut (See options)

3.579545MHz - 24.0MHz (Fundamental) (Standard)

24.01 - 70.00MHz (3rd- Overtone) (Standard)

24.01MHz - 50.00MHz (Fund. AT or BT) (See options)

0°C to + 70°C (see options)

- 55°C to + 125°C

± 50 ppm max. (see options)

See Table 1

7pF max.

18pF (see options)

1 mW max., 100µW typical

± 5ppm max.

500 M

Ω

min at 100Vdc ± 15V

1µW to 500µW

Change in frequency (Maximum - Minimum) over DLD range < ±10ppm

Change in ESR (Maximum - Minimum) over DLD range < 25% of Max ESR value

Maximum ESR over DLD range < Max ESR value

Operating Temperature

Storage Temperature

Frequency Tolerance at +25°C

Frequency Stability over the

Operating Temp. (Ref to +25°C)

Equivalent Series Resistance

Shunt Capacitance C

Load Capacitance C

Drive Level

Aging at 25°C ± 3°C Per Year

Insulation Resistance

Drive level dependency (DLD),

minimum 7 points tested

TABLE 1: ESR

FREQUENCY (MHz)

3.579 - 4.999 (Fund.)

5.000 - 5.999 (Fund.)

6.000 - 7.999 (Fund.)

8.000 - 8.999 (Fund.)

9.000 - 9.999 (Fund.)

10.000 - 15.999 (Fund.)

16.000 - 50.000 (Fund.)

24.01 - 31.999 (3rd O/T)

32.000 - 70.00 (3rd O/T)

ESR ( )

180

120

100

ABRACON IS

ISO 9001 / QS 9000

CERTIFIED

Revised:

.01 .10

30332 Esperanza, Rancho Santa Margarita, California 92688

tel 949-546-8000

fax 949-546-8001

| www.abracon.com

Visit www.abracon.com for Terms & Conditions of Sale

Recommended Resources

Bi-phase clock signal generation circuit

High voltage line secondary circuit wiring diagram

Radial wiring power supply circuit a

External gain adjustment method

Isolation amplifier circuit diagram

Xinping brand XP-821, XP-823 air conditioning fan circuit diagram

DRA7xx Evaluation Module: The Jacinto DRA7xx Evaluation Module platform is designed to accelerate development and time to market for applications such as infotainment, reconfigurable digital clusters or integrated digital cock...; Jacktang Microcontroller MCU

The tutorial video does not play. Introducing the Value Line series: [b] [/b] I reviewed the use of 430g2 these days. I found something abnormal. The teaching video of the first lesson "Introduction to the Value Line Series" under "Teaching you how to use MSP430ValueLi...; ppiicc Microcontroller MCU

Verilog latch trigger register difference: ...; 至芯科技FPGA大牛 FPGA/CPLD

After mesh1.0 router joins the network, the coordinator does not respond to the first router request: [align=left][color=rgb(85, 85, 85)][b][size=3]Problem description: [/size][/b][/color][/align][align=left][color=rgb(85, 85, 85)][b][size=3]Protocol stack: mesh1.0 Reference: AN123 Enable MTO [/size][...; Jacktang Wireless Connectivity

Is there any requirement for the length of the data packet of the serial port? For example, ACK 00 00 means that the data has been received, instead of...: Is there any requirement for the length of the data packet of the serial port? For example, ACK 00 00 means that the data has been received, rather than a long string of numbers....; QWE4562009 Integrated technical exchanges

[Flower carving DIY] Interesting and fun music visualization series project (28) - LED table tennis lamp: I suddenly had the urge to do a series of topics on music visualization. This topic is a bit difficult and covers a wide range of areas. The related FFT and FHT algorithms are also quite complicated, ...; eagler8 DIY/Open Source Hardware

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components