2.5 V to 5.5 V, 115 μA, Parallel Interface
Single Voltage-Output 8-/10-/12-Bit DACs
AD5330/AD5331/AD5340/AD5341
FEATURES
AD5330: single 8-bit DAC in 20-lead TSSOP
AD5331: single 10-bit DAC in 20-lead TSSOP
AD5340: single 12-bit DAC in 24-lead TSSOP
AD5341: single 12-bit DAC in 20-lead TSSOP
Low power operation: 115 μA @ 3 V, 140 μA @ 5 V
Power-down to 80 nA @ 3 V, 200 nA @ 5 V via PD Pin
2.5 V to 5.5 V power supply
Double-buffered input logic
Guaranteed monotonic by design over all codes
Buffered/unbuffered reference input options
Output range: 0 V to V
REF
or 0 V to 2 × V
REF
Power-on reset to 0 V
Simultaneous update of DAC outputs via LDAC pin
Asynchronous CLR facility
Low power parallel data interface
On-chip rail-to-rail output buffer amplifiers
Temperature range: −40°C to +105°C
GENERAL DESCRIPTION
The AD5330/AD5331/AD5340/AD5341
1
are single 8-/10-/12-
bit DACs. They operate from a 2.5 V to 5.5 V supply consuming
just 115 μA at 3 V and feature a power-down mode that further
reduces the current to 80 nA. The devices incorporate an on-chip
output buffer that can drive the output to both supply rails, but
the AD5330, AD5340, and AD5341 allow a choice of buffered
or unbuffered reference input.
The AD5330/AD5331/AD5340/AD5341 have a parallel
interface. CS selects the device and data is loaded into the
input registers on the rising edge of WR.
The GAIN pin allows the output range to be set at 0 V to V
REF
or
0 V to 2 × V
REF
.
Input data to the DACs is double-buffered, allowing simultane-
ous update of multiple DACs in a system using the LDAC pin.
An asynchronous CLR input is also provided, which resets the
contents of the input register and the DAC register to all zeros.
These devices also incorporate a power-on reset circuit that
ensures that the DAC output powers on to 0 V and remains
there until valid data is written to the device.
The AD5330/AD5331/AD5340/AD5341 are available in thin
shrink small outline packages (TSSOP).
1
APPLICATIONS
Portable battery-powered instruments
Digital gain and offset adjustment
Programmable voltage and current sources
Programmable attenuators
Industrial process control
Protected by U.S. Patent Number 5,969,657.
FUNCTIONAL BLOCK DIAGRAM
V
REF
3
V
DD
12
POWER-ON
RESET
AD5330
BUF
1
GAIN
8
INTERFACE LOGIC
INPUT
REGISTER
DAC
REGISTER
DB
7 20
.
.
DB
0 13
CS
6
WR
7
CLR
9
LDAC
10
8-BIT
DAC
BUFFER
4
V
OUT
RESET
POWER-DOWN
LOGIC
11
5
PD
GND
Figure 1. AD5330
Rev. A
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
www.analog.com
Fax: 781.461.3113 ©2000–2008 Analog Devices, Inc. All rights reserved.
06852-001
AD5330/AD5331/AD5340/AD5341
TABLE OF CONTENTS
Features .............................................................................................. 1
Applications ....................................................................................... 1
General Description ......................................................................... 1
Functional Block Diagram .............................................................. 1
Revision History ............................................................................... 2
Specifications..................................................................................... 3
AC Characteristics........................................................................ 4
Timing Characteristics ................................................................ 5
Absolute Maximum Ratings............................................................ 6
ESD Caution .................................................................................. 6
Pin Configurations and Function Descriptions ........................... 7
Terminology .................................................................................... 11
Typical Performance Characteristics ........................................... 13
Theory of Operation ...................................................................... 17
Digital-to-Analog Section ......................................................... 17
Resistor String ............................................................................. 17
DAC Reference Input ................................................................. 17
Output Amplifier ........................................................................ 17
Parallel Interface ............................................................................. 18
Double-Buffered Interface ........................................................ 18
Clear Input (CLR) ...................................................................... 18
Chip Select Input (CS) ............................................................... 18
Write Input (WR) ....................................................................... 18
Load DAC Input (LDAC) .......................................................... 18
High-Byte Enable Input (HBEN) ............................................. 18
Power-On Reset .......................................................................... 18
Power-Down Mode ........................................................................ 19
Suggested Databus Formats .......................................................... 20
Applications Information .............................................................. 21
Typical Application Circuits ..................................................... 21
Driving V
DD
From the Reference Voltage ............................... 21
Bipolar Operation Using the AD5330/AD5331/
AD5340/AD5341 ......................................................................... 21
Decoding Multiple AD5330/AD5331/ AD5340/AD5341 .... 21
Programmable Current Source ................................................ 22
Power Supply Bypassing and Grounding ................................ 22
Outline Dimensions ....................................................................... 24
Ordering Guide .......................................................................... 25
REVISION HISTORY
2/08—Rev. 0 to Rev. A
Updated Format .................................................................. Universal
Changes to Table 4 .......................................................................... 16
Replaced Driving V
DD
from the Reference Voltage Section ..... 21
Updated Outline Dimensions ....................................................... 24
Changes to Ordering Guide .......................................................... 25
4/00—Revision 0: Initial Version
Rev. A | Page 2 of 28
AD5330/AD5331/AD5340/AD5341
SPECIFICATIONS
V
DD
= 2.5 V to 5.5 V, V
REF
= 2 V, R
L
= 2 kΩ to GND; C
L
= 200 pF to GND; all specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 1.
Parameter
1
DC PERFORMANCE
3, 4
AD5330
Resolution
Relative Accuracy
Differential Nonlinearity
AD5331
Resolution
Relative Accuracy
Differential Nonlinearity
AD5340/AD5341
Resolution
Relative Accuracy
Differential Nonlinearity
Offset Error
Gain Error
Lower Deadband
5
Upper Deadband
Offset Error Drift
6
Gain Error Drift
6
DC Power Supply Rejection Ratio
6
DAC REFERENCE INPUT
6
V
REF
Input Range
V
REF
Input Impedance
Min
B Version
2
Typ
Max
Unit
Conditions/Comments
8
±0.15
±0.02
10
±0.5
±0.05
12
±2
±0.2
±0.4
±0.15
10
10
−12
−5
−60
1
0.25
>10
180
90
−90
0.001
V
DD
− 0.001
0.5
25
15
2.5
5
±1
±1
±0.25
Bits
LSB
LSB
Bits
LSB
LSB
Bits
LSBs
LSB
% of FSR
% of FSR
mV
mV
ppm of FSR/°C
ppm of FSR/°C
dB
V
V
MΩ
kΩ
kΩ
dB
V min
V max
Ω
mA
mA
μs
μs
μA
V
V
V
V
V
V
pF
Guaranteed monotonic by design over all codes
±4
±0.5
Guaranteed monotonic by design over all codes
±16
±1
±3
±1
60
60
Guaranteed monotonic by design over all codes
Lower deadband exists only if offset error is negative
V
DD
= 5 V; upper deadband exists only if V
REF
= V
DD
ΔV
DD
= ±10%
Buffered reference (AD5330, AD5340, and AD5341)
Unbuffered reference
Buffered reference (AD5330, AD5340, and AD5341)
Unbuffered reference; gain = 1, input impedance = R
DAC
Unbuffered reference; gain = 2, input impedance = R
DAC
Frequency = 10 kHz
Rail-to-rail operation
V
DD
V
DD
Reference Feedthrough
OUTPUT CHARACTERISTICS
6
Minimum Output Voltage
4, 7
Maximum Output Voltage
4, 7
DC Output Impedance
Short-Circuit Current
Power-Up Time
LOGIC INPUTS
6
Input Current
Input Low Voltage, V
IL
V
DD
= 5 V
V
DD
= 3 V
Coming out of power-down mode; V
DD
= 5 V
Coming out of power-down mode; V
DD
= 3 V
0.8
0.6
0.5
2.4
2.1
2.0
3
Input High Voltage, V
IH
V
DD
= 5 V ± 10%
V
DD
= 3 V ± 10%
V
DD
= 2.5 V
V
DD
= 5 V ± 10%
V
DD
= 3 V ± 10%
V
DD
= 2.5 V
Pin Capacitance
Rev. A | Page 3 of 28
AD5330/AD5331/AD5340/AD5341
Parameter
1
POWER REQUIREMENTS
V
DD
I
DD
(Normal Mode)
V
DD
= 4.5 V to 5.5 V
V
DD
= 2.5 V to 3.6 V
Min
2.5
140
115
B Version
2
Typ
Max
5.5
250
200
Unit
V
μA
μA
DACs active and excluding load currents. Unbuffered
Reference, V
IH
= V
DD
, V
IL
= GND
I
DD
increases by 50 μA at V
REF
> V
DD
− 100 mV.
In buffered mode, extra current is (5 + V
REF
/R
DAC
) μA,
where R
DAC
is the resistance of the resistor string.
Conditions/Comments
I
DD
(Power-Down Mode)
V
DD
= 4.5 V to 5.5 V
V
DD
= 2.5 V to 3.6 V
1
2
0.2
0.08
1
1
μA
μA
See the Terminology section.
Temperature range: B Version: −40°C to +105°C; typical specifications are at 25°C.
3
Linearity is tested using a reduced code range: AD5330 (Code 8 to Code 255); AD5331 (Code 28 to Code 1023); AD5340/AD5341 (Code 115 to Code 4095).
4
DC specifications tested with output unloaded.
5
This corresponds to x codes. x = deadband voltage/LSB size.
6
Guaranteed by design and characterization, not production tested.
7
For the amplifier output to reach its minimum voltage, offset error must be negative. For the amplifier output to reach its maximum voltage, V
REF
= V
DD
and offset plus
gain error must be positive.
AC CHARACTERISTICS
1
V
DD
= 2.5 V to 5.5 V. R
L
= 2 kΩ to GND, C
L
= 200 pF to GND; all specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 2.
Parameter
2
Output Voltage Settling Time
AD5330
AD5331
AD5340
AD5341
Slew Rate
Major Code Transition Glitch Energy
Digital Feedthrough
Multiplying Bandwidth
Total Harmonic Distortion
1
2
B Version
3
Min Typ Max
6
7
8
8
0.7
6
0.5
200
−70
8
9
10
10
Unit
μs
μs
μs
μs
V/μs
nV/s
nV/s
kHz
dB
Conditions/Comments
V
REF
= 2 V; see Figure 29
¼ scale to ¾ scale change (0x40 to 0xC0)
¼ scale to ¾ scale change (0x100 to 0x300)
¼ scale to ¾ scale change (0x400 to 0xC00)
¼ scale to ¾ scale change (0x400 to 0xC00)
1 LSB change around major carry
V
REF
= 2 V ± 0.1 V p-p; unbuffered mode
V
REF
= 2.5 V ± 0.1 V p-p; frequency = 10 kHz
Guaranteed by design and characterization, not production tested.
See the Terminology section.
3
Temperature range: B Version: −40°C to +105°C; typical specifications are at 25°C.
Rev. A | Page 4 of 28
AD5330/AD5331/AD5340/AD5341
TIMING CHARACTERISTICS
1, 2, 3
V
DD
= 2.5 V to 5.5 V, all specifications T
MIN
to T
MAX
, unless otherwise noted.
Table 3.
Parameter
t
1
t
2
t
3
t
4
t
5
t
6
t
7
t
8
t
9
t
10
t
11
t
12
t
13
1
2
Limit at T
MIN
, T
MAX
0
0
20
5
4.5
5
5
4.5
5
4.5
20
20
50
Unit
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
ns min
Condition/Comments
CS to WR setup time.
CS to WR hold time.
WR pulse width.
Data, GAIN, BUF, HBEN setup time.
Data, GAIN, BUF, HBEN hold time.
Synchronous mode; WR falling to LDAC falling.
Synchronous mode; LDAC falling to WR rising.
Synchronous mode; WR rising to LDAC rising.
Asynchronous mode; LDAC rising to WR rising.
Asynchronous mode; WR rising to LDAC falling.
LDAC pulse width.
CLR pulse width.
Time between WR cycles.
Guaranteed by design and characterization, not production tested.
All input signals are specified with t
R
= t
F
= 5 ns (10% to 90% of V
DD
) and timed from a voltage level of (V
IL
+ V
IH
)/2.
3
See Figure 2.
t
1
CS
t
2
t
3
t
13
t
4
t
5
WR
DATA,
GAIN,
BUF,
HBEN
t
6
LDAC
1
t
7
t
9
t
8
t
10
t
11
LDAC
2
t
12
CLR
06852-002
NOTES:
1
SYNCHRONOUS LDAC UPDATE MODE
2
ASYNCHRONOUS LDAC UPDATE MODE
Figure 2. Parallel Interface Timing Diagram
Rev. A | Page 5 of 28
京公网安备 11010802033920号
EEWORLD
