NMC-H1210NP0102J250TRPLPF datasheet, PDF

NMC-H1210NP0102J250TRPLPF: DescriptionCAP,CERAMIC,1NF,250VDC,5% -TOL,5% +TOL,NP0 TC CODE,-30,30PPM TC,1210 CASE; CategoryPassive components capacitor; File Size63KB，5 Pages; ManufacturerNIC Components Corp; Environmental Compliance

Download Datasheet Parametric View All

NMC-H1210NP0102J250TRPLPF Overview

CAP,CERAMIC,1NF,250VDC,5% -TOL,5% +TOL,NP0 TC CODE,-30,30PPM TC,1210 CASE

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Reach Compliance Code	compliant
capacitance	0.001 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2.6 mm
JESD-609 code	e3
length	3.2 mm
Manufacturer's serial number	NMC-H
multi-layer	Yes
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package form	SMT
method of packing	Tape, Embossed
Rated (DC) voltage (URdc)	250 V
series	NMC-H
size code	1210
Temperature characteristic code	NP0
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	MATTE TIN OVER NICKEL
width	2.5 mm

The digital signal and noise are not much different (amplitude and frequency). Can software algorithms be used to extract the signal and filter out the noise?: The digital signal and noise are not much different (amplitude and frequency). Can software algorithms be used to extract the signal and filter out the noise?...; 成风破浪 Programming Basics

Recruiting BMS system test engineers Annual salary: 200,000-350,000 | Experience: more than 3 years | Work location: Baoding, Wuxi: Job Responsibilities: 1. Develop BMS software and system test plans;2. Build battery simulation equipment and HIL test environment, implement test tasks, and complete test reports;3. Develop PACK-leve...; ViviWong Recruitment

The pros and cons of chip design outsourcing: Semiconductor manufacturing is traditionally divided into four processes: design, manufacturing, packaging, and testing. From the perspective of technical content and cost, the design and manufacturin...; settleinsh FPGA/CPLD

Digital Communication FPGA Development and Design Platform.pdf: Digital Communication FPGA Development and Design Platform.pdf...; zxopenljx EE_FPGA Learning Park

ADI reference material sharing: ADI high-speed design guide, how to read data sheets, key points for using passive components, and other information sharing ADI reference circuits are tested and tested to help accelerate design, sim...; 勤奋 ADI Reference Circuit

EEWORLD University ---- Embedded C Language: Embedded C language : https://training.eeworld.com.cn/course/27333Embedded C language introduction and advanced...; 桂花蒸 MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ