VJ1210A123KFXAR68 datasheet, PDF

VJ1210A123KFXAR68: DescriptionCAPACITOR, CERAMIC, MULTILAYER, 25 V, C0G, 0.012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE AND ROHS COMPLIANT; CategoryPassive components capacitor; File Size130KB，15 Pages; ManufacturerVishay; Websitehttp://www.vishay.com; Environmental Compliance

Download Datasheet Parametric View All

VJ1210A123KFXAR68 Overview

CAPACITOR, CERAMIC, MULTILAYER, 25 V, C0G, 0.012 uF, SURFACE MOUNT, 1210, CHIP, HALOGEN FREE AND ROHS COMPLIANT

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	incompatible
package instruction	, 1210
Reach Compliance Code	unknown
ECCN code	EAR99
Other features	MIL-PRF-55681
capacitance	0.012 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.7 mm
JESD-609 code	e4
length	3.2 mm
Manufacturer's serial number	VJHI-REL
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	10%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, EMBOSSED PLASTIC, 11.25/13 INCH
positive tolerance	10%
Rated (DC) voltage (URdc)	25 V
series	VJ HIGH REL C0G
size code	1210
surface mount	YES
Temperature characteristic code	C0G
Temperature Coefficient	-/+30ppm/Cel ppm/°C
Terminal surface	Silver/Palladium (Ag/Pd)
Terminal shape	WRAPAROUND
width	2.5 mm

Analog Circuit Practical Knowledge Lectures (12 lectures) in Chinese for free: Browser download: http://cajviewer.cnki.net/cajview_page/CAJViewer5.5.exe Related keywords:Analog circuitlectureChineseknowledge...; fighting Analog electronics

Use FPGA to simulate USB function (written in VHDL language).rar: Use FPGA to simulate USB function (written in VHDL language).rar...; zxopenljx EE_FPGA Learning Park

The internal crystal oscillator of SMIC 5897 is inaccurate: Taking the baud rate of 115200 as an example, the code is written as eight-bit asynchronous. When the serial port debugging assistant communicates, the baud rate is set to 115200 and the stop bit is 1...; 一眼呆 51mcu

KEYENCE Fiber Optic Sensor Disassembly: [i=s]This post was last edited by littleshrimp on 2022-10-23 09:34[/i]What we are going to disassemble this time is a set of Keyence fiber optic sensor combination, which includes a FS-V1 with a scree...; littleshrimp Sensor

FPGA Simplified Design Method Case 4 [12401003385]: [b][font=宋体]Classic cases of minimalist design method[/font]4[/b][align=left] [/align][align=left][font=宋体]Case[/font]4.When receiving en=1, dout generates a high level pulse of 2 clock cycles after 1...; guyu_1 FPGA/CPLD

11 classic software filtering algorithms and their waveform effects (with C language program): Classic software data filtering algorithm (C language program attached on the back page) Note: (the red lines in the image are all filtered) 1. Limiting filtering method (also known as program judgmen...; bqgup Innovation Lab

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components