2200AAF1504F3GA datasheet, PDF

2200AAF1504F3GA: DescriptionStrain Guage Sensor, Absolute, 0Psi Min, 15Psi Max, 0.25%, 100mV, Cylindrical; CategoryThe sensor Sensor/transducer; File Size507KB，4 Pages; ManufacturerGems Sensors & Controls

Download Datasheet Parametric View All

2200AAF1504F3GA Overview

Strain Guage Sensor, Absolute, 0Psi Min, 15Psi Max, 0.25%, 100mV, Cylindrical

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
Reach Compliance Code	unknow
Maximum accuracy(%)	0.25%
shell	STAINLESS STEEL
Maximum operating temperature	50 °C
Minimum operating temperature	-20 °C
Output range	100mV
Output type	ANALOG VOLTAGE
Package Shape/Form	CYLINDRICAL
port type	7/16 MALE
Maximum pressure range	15 Psi
Minimum pressure range
Pressure sensing mode	ABSOLUTE
Sensor/Transducer Type	PRESSURE SENSOR,STRAIN GUAGE
Maximum supply voltage	15 V
Minimum supply voltage	10 V
Termination type	METAL CABLE GLAND
Base Number Matches	1

What is the physical meaning of Stokes' formula in advanced mathematics?: What is the physical meaning of Stokes' formula in advanced mathematics?...; 深圳小花 MCU

TI｜Pain Point Unlocker: We understand your power supply design pain points! Unlock and comment to win gifts!: TI｜Pain Point Unlocker: We understand your power supply design pain points! Unlock and comment to win gifts!Click here to enter the eventFor those who have just started working or want to engage in po...; EEWORLD社区 Power technology

Please help me see what went wrong: This is what the PCB looks like once the copper is applied. All the wires are connected. The board is full of crosses, and there is no one online. Xiaobai begs for help....; 左耳元 PCB Design

Darlington and MOS selection problem?: Under the premise that the current can be satisfied, Darlington and MOS can both meet the requirements, but how to choose? Under the condition of the same driving capability, the price of MOS is defin...; bigbat MCU

Verilog task call: Although initial and always statements cannot appear in a task, task call statements can beused in initial and always statements. The syntax is as follows:task_id[(port 1, port 2, ........, port N)];w...; zxopencc EE_FPGA Learning Park

Overview of the process of programming JIC files on FPGA: The process of burning JIC is actually divided into two steps.The first step is to use the JTAG mode to burn a FLASH Loader firmware into the FPGA;the second step is to use the FLASH Loader firmware t...; 小梅哥 Altera SoC

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components