SL3-057-SH108/14-99 datasheet, PDF

SL3-057-SH108/14-99: DescriptionBoard Connector, 57 Contact(s), 3 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle; CategoryThe connector The connector; File Size229KB，2 Pages; ManufacturerE-tec Interconnect Ltd.; Environmental Compliance

Download Datasheet Parametric View All

SL3-057-SH108/14-99 Overview

Board Connector, 57 Contact(s), 3 Row(s), Male, Straight, 0.1 inch Pitch, Solder Terminal, Locking, Black Insulator, Receptacle

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	E-tec Interconnect Ltd.
Objectid	306743298
Reach Compliance Code	compliant
ECCN code	EAR99
body width	0.3 inch
subject depth	0.1 inch
body length	1.9 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	SN
Contact completed and terminated	Tin (Sn)
Contact point gender	MALE
Contact material	BRASS
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	1000000000 Ω
Insulator color	BLACK
JESD-609 code	e3
Manufacturer's serial number	SL
Plug contact pitch	0.1 inch
Match contact row spacing	0.1 inch
Installation option 1	LOCKING
Installation method	STRAIGHT
Installation type	BOARD
Number of connectors	ONE
PCB row number	3
Number of rows loaded	3
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.54 mm
Rated current (signal)	3 A
reliability	COMMERCIAL
Terminal length	0.157 inch
Terminal pitch	2.54 mm
Termination type	SOLDER
Total number of contacts	57

Signal Integrity Engineering in High-Speed Digital Circuit Systems: Translated from the 1997 high-performance system design conference . Original author Donald Telian Abstract : Unlike a mature discipline, signal integrity engineering methods and practices are not wel...; JasonYoo RF/Wirelessly

Verilog HDL models at different abstraction levels.pdf: Verilog HDL models at different abstraction levels.pdf...; zxopenljx EE_FPGA Learning Park

Asking for advice: How to deal with the bit error rate when using usart to RS485 for Huada chip HC32F460?: The figure shows the signal before the logic analyzer collects the 485 chip. The CS signal does not wrap the entire TX frame. The CS pull-up and pull-down settings are set before and after sending....; fengzc Domestic Chip Exchange

Air purifier acdc module 5V3WHAW3-220S05A2C, a replacement for the same model as Jinshengyang!: As consumers pay more and more attention to air pollution, air purification products have gradually become the focus of the market, and many people have installed air purifiers at home. One of the con...; 阿杜斯斯 LED Zone

How to change the character size of PIN pins when making PCB packages in PADS: As the title says: How can I change the character size of the PIN pin when making PCB packaging using PADS? Thank you!...; quiq2019 PCB Design

EEWORLD University Hall----ENVI Learning Video (Deng Shubin): ENVI learning video (Deng Shubin) : https://training.eeworld.com.cn/course/26638ENVI (The Environment for Visualizing Images) is a complete remote sensing image processing platform. The software proce...; 木犯001号 Integrated technical exchanges

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components