HC49USMD-3M199-1B50D20 datasheet, PDF

HC49USMD-3M199-1B50D20: DescriptionParallel - Fundamental Quartz Crystal, 3.199MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, HC49/U, SMD, 2 PIN; CategoryPassive components Crystal/resonator; File Size358KB，1 Pages; ManufacturerFortiming Corporation; Environmental Compliance

Download Datasheet Parametric View All

HC49USMD-3M199-1B50D20 Overview

Parallel - Fundamental Quartz Crystal, 3.199MHz Nom, ROHS COMPLIANT, RESISTANCE WELDED, HC49/U, SMD, 2 PIN

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Fortiming Corporation
package instruction	ROHS COMPLIANT, RESISTANCE WELDED, HC49/U, SMD, 2 PIN
Reach Compliance Code	unknown
Other features	AT CUT; TAPE AND REEL
Ageing	5 PPM/YEAR
Crystal/Resonator Type	PARALLEL - FUNDAMENTAL
Drive level	100 µW
frequency stability	0.005%
frequency tolerance	30 ppm
load capacitance	20 pF
Manufacturer's serial number	HC49USMD
Installation features	SURFACE MOUNT
Nominal operating frequency	3.199 MHz
Maximum operating temperature	70 °C
Minimum operating temperature	-20 °C
physical size	L13.46XB11.05XH5.99 (mm)/L0.53XB0.435XH0.236 (inch)
Series resistance	150 Ω
surface mount	YES

【LPC8N04 Review】OTA UPDATE Review, Failed: Next, [size=3] got the latest app_demo and can follow the document Encrypted Over the Air (OTA) Firmware update using NFC to do it step by step. [/size] Here I want to say that I failed this test, and...; wgsxsm NXP MCU

FAQ_How to test Mesh low power nodes: Author: Lucien KUANG, ST engineerClick to download the pdf document to view:Keywords: BlueNRG-1, BlueNRG-2, Mesh, low power consumptionQuestion: After getting our boards, many friends want to know whe...; nmg ST - Low Power RF

STM32F207: Our company has authentic original factory order (Mouser) stm32f207vet6 1000pcs price preferential, WeChat 1875387499...; chlegay stm32/stm8

How to Suppress Zero Drift in Direct-Coupled Amplifier Circuits: 0 Introduction Direct coupling is the simplest way to connect stages. It is to directly connect the input of the latter stage with the output of the previous stage. The coupling method in which the ou...; led2015 Power technology

FPGA Implementation of Digital Signal Processing.pdf: FPGA Implementation of Digital Signal Processing.pdf...; zxopenljx EE_FPGA Learning Park

Phase-Locked Loop (PLL) Basics: Phase-Locked Loop (PLL) Basics A phase-locked loop is a feedback system in which a voltage-controlled oscillator (VCO) and a phase comparator are connected so that the oscillator can maintain a consta...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components