DWCC12A0595DSL9 datasheet, PDF

DWCC12A0595DSL9: DescriptionSplitter/Coupler, 1X2 Port, 95/5 Ratio; CategoryWireless rf/communication Optical fiber; File Size130KB，1 Pages; ManufacturerLightel Technologies Inc.

Download Datasheet Parametric View All

DWCC12A0595DSL9 Overview

Splitter/Coupler, 1X2 Port, 95/5 Ratio

Parameter Name	Attribute value
Maker	Lightel Technologies Inc.
Reach Compliance Code	unknow
Fiber optic equipment types	SPLITTER/COUPLER
Maximum insertion loss	3.9 dB
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Nominal operating wavelength	980 nm
Port configuration	1X2
Split ratio/coupling ratio	95/5

Won the grand prize: I started to be active on EE when I was an undergraduate, and I feel that the academic atmosphere is very strong. Although it is not as well-known as some other large websites and forums, it does not ...; logitech66 Talking

Automotive FPGAs—Reliable performance in engine control unit operations: Traditionally, automotive electronics engineers have used MCUs, custom ASICs, and bulky wiring harnesses to introduce and control electronic systems and expand functionality as vehicles evolve. Howeve...; frozenviolet Automotive Electronics

Please help explain this code, thank you very much~: Regarding the points of the sine function, PI is 3.14; n and tablesize are two variables, and tablesize was previously defined as 256; I don't understand what the brackets mean, does anyone know? for(...; shijizai stm32/stm8

Driver installation for the USB to TTL module that comes with the Corelinx SinA33 development board.: After the PL2303 module is connected to the PC, it shows that the driver cannot be found, and there are only XP and win7 drivers in the network disk. After installing the win7 driver, the COM port is ...; babyking Embedded System

Magnetic Components Articles (Continued): Continue from the previous post...; zbz0529 Test/Measurement

[Project Source Code] FPGA-based 10-channel logic analyzer - 74 pages of excellent project tutorials: This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original author must be indi...; 小梅哥 Altera SoC

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY