PT7M6443NLXV4EX datasheet, PDF

Datasheet> All Categories > Power/power management> The power supply circuit> PT7M6443NLXV4EX

PT7M6443NLXV4EX: DescriptionPower Supply Support Circuit, Fixed, 1 Channel, PDSO4, UDFN-4; CategoryPower/power management The power supply circuit; File Size1MB，13 Pages; ManufacturerDiodes Incorporated

Download Datasheet Parametric View All

PT7M6443NLXV4EX Overview

Power Supply Support Circuit, Fixed, 1 Channel, PDSO4, UDFN-4

PT7M6443NLXV4EX Parametric

Parameter Name	Attribute value
Maker	Diodes Incorporated
package instruction	VSON,
Reach Compliance Code	compliant
ECCN code	EAR99
Other features	THRESHOLD VOLTAGE IS 4.3V
Adjustable threshold	NO
Analog Integrated Circuits - Other Types	POWER SUPPLY SUPPORT CIRCUIT
JESD-30 code	S-PDSO-N4
length	1.6 mm
Number of channels	1
Number of functions	1
Number of terminals	4
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	VSON
Package shape	SQUARE
Package form	SMALL OUTLINE, VERY THIN PROFILE
Maximum seat height	0.55 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	1.2 V
Nominal supply voltage (Vsup)	3 V
surface mount	YES
Temperature level	INDUSTRIAL
Terminal form	NO LEAD
Terminal pitch	0.5 mm
Terminal location	DUAL
width	1.6 mm

Preview

Download Datasheet

View All

PT7M6418-6450 CL/CH/NL

Low Power Voltage Detector

Features



High accuracy:

2%

(25°

Low power consumption: 0.6μA @ 3V Vcc

Detecting voltage range: 1.8 to 5V in 100mV increments

Operating voltage range: 1.2V ~ 5.5V

Operating temperature range: -40° to + 85°

Detecting voltage accuracy over temperature:

TYP

Reset timeout period at least 120ms

2.5% 

Description

The PT7M64xx series are µP supervisory circuits with a

minimum reset timeout period of 120ms. Each circuit

includes a precise bandgap reference; a comparator, a reset

timeout circuit, internally trimmed resistor networks that set

specified trip thresholds, and an internal 5% threshold

hysteresis circuit (see the

Block Diagram).

Output is asserted

when V

falls below the internal V

TH-

and remains asserted

until V

rises above V

TH+

= V

TH-

×1.05)

after a reset

timeout period. These devices provide excellent circuit

reliability and low cost by eliminating external components

and adjustments when monitoring normal systems voltage

from +1.8V to +5V in 100mV increments. The series are

voltage detectors with a propagation delay of 35µs.

The family is available with four output stage options: push-

pull with active-low output, push-pull with active-high output,

open drain with active-low output and bidirection port with

active-low output and pushbutton reset input. These devices

specified over the -40° to +85° temperature range.

Output configuration: N-channel open drain or CMOS

Table 1. Function comparison

Reset Output

Item

Part No.

PT7M64xxCL

PT7M64xxCH

PT7M64xxNL

Open-Drain

Active high

Active low



Push-Pull

Active high Active low



Reset

bi-direction

Threshold

1.8V to 5.0V

in 100mV

increments

All trademarks are property of their respective owners.

2017-04-0008

www.diodes.com

5/10/2017

PT0200-12

Recommended Resources

Baseline elimination circuit

Phase relationship between input and output signals of common emitter amplifier circuit

Simple signal generator for signal tracing

Internal circuit diagram of STR80145

TV and radio dual-purpose signal generator circuit

Computer motherboard circuit diagram 440LX_27

Doherty Amplifier: Today we will learn about Doherty amplifiers. As an RF engineer, do you want to leave your name in the industry? Just invent an RF device named after you. In addition to the Smith original diagram , W...; btty038 RF/Wirelessly

Three points are destined?: ...; btty038 RF/Wirelessly

EEWORLD University----[High Precision Laboratory] Motor Drive: Stepper Motor Driver: [High Precision Lab] Motor Drive: Stepper Motor Driver : https://training.eeworld.com.cn/course/5604...; hi5 Analog electronics

: Schematic diagram of MCU self-study development board version 0.1: : Schematic diagram of MCU self-study development board version 0.1...; feifei MCU

2812 TxPR register write failure caused by TxCON highest bit: In the CCS simulation environment, the value update of the 2812 TxPR register will be affected by the highest bit in TxCON ( free bit, 0 means that the simulation suspension will stop the timing, and ...; 灞波儿奔 DSP and ARM Processors

(Transfer) CC2640R2F BLE5.0 Bluetooth protocol stack Generic Attribute Profile (GATT): [i=s]This post was last edited by freebsder on 2019-3-26 12:00[/i] [align=left][b][size=15.0pt]Generic Attribute Profile (GATT)[/size][/b][/align][align=left]Just as the GAP layer is responsible for c...; freebsder RF/Wirelessly

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components