LD13AC822MAX3A datasheet, PDF - EEWORLD Datasheet

LD13AC822MAX3A: DescriptionCeramic Capacitor, Multilayer, Ceramic, 1000V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0082uF, Surface Mount, 1825, CHIP; CategoryPassive components capacitor; File Size62KB，1 Pages; ManufacturerAVX

Download Datasheet Parametric View All

LD13AC822MAX3A Overview

Ceramic Capacitor, Multilayer, Ceramic, 1000V, 20% +Tol, 20% -Tol, X7R, 15% TC, 0.0082uF, Surface Mount, 1825, CHIP

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	AVX
package instruction	, 1825
Reach Compliance Code	not_compliant
ECCN code	EAR99
capacitance	0.0082 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	2.54 mm
JESD-609 code	e0
length	4.5 mm
Manufacturer's serial number	LD13
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	20%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 13 INCH
positive tolerance	20%
Rated (DC) voltage (URdc)	1000 V
series	LD(HIGH VOLTAGE)
size code	1825
surface mount	YES
Temperature characteristic code	X7R
Temperature Coefficient	15% ppm/°C
Terminal surface	Tin/Lead (Sn/Pb)
Terminal shape	WRAPAROUND
width	6.4 mm

Weekly highlights: 2018.10.22-10.28: [size=4]Hi, good afternoon everyone~~ It's time for another weekly review. Today's review is a little late~ Please forgive me~~ [b][color=#ff0000]Review of wonderful posts:[/color][/b][/size][size=4][...; okhxyyo Talking

bluenrg-2 cannot connect to other devices directly when it is the host: After successful initialization, the function aci_gap_create_connection is used to connect directly according to the address, but it returns 0x46 BLE_STATUS_NOT_ALLOWED. The connection cannot be succe...; 拱墅区第一渣男小面包 ST - Low Power RF

Using STM32's MPU (Memory Protection Unit) to implement code isolation and access control: Problem/Goal and SolutionObjective: Only allow "high-level functions" to access data in OTP, other applications cannot directly read OTP contentExample @ F413-Nucleo, F401-NucleoTarget environmentThe ...; nmg stm32/stm8

FPGA embedded system design.part1.rar: FPGA embedded system design.part1.rar...; zxopenljx EE_FPGA Learning Park

Patents are born from innovation: [i=s]This post was last edited by jameswangsynnex on 2015-3-3 19:59[/i] People often breed fish and shrimps, which often die in large numbers due to water pollution. Even the fish tanks at home need t...; lorant Mobile and portable

Playing with Zynq Serial 43——[ex62] Image Laplace Edge Extraction of OV5640 Camera: 1 System Overview As shown in the figure, this is the principle block diagram of the entire video acquisition system. At the beginning of power-on, the FPGA needs to initialize the register configurat...; ove学习使我快乐 FPGA/CPLD

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components