EMC646SP16JZ-90LF datasheet, PDF

Datasheet> All Categories > EMC646SP16JZ-90LF

Preview

EMC646SP16JZ-90LF: Description4Mx16 bit CellularRAM; File Size601KB，65 Pages; ManufacturerEMLSI; Websitehttp://www.emlsi.com

Download Datasheet View All

EMC646SP16JZ-90LF Overview

4Mx16 bit CellularRAM

Preview

Download Datasheet

View All

Preliminary

EMC646SP16J

4Mx16 CellularRAM

Document Title

4Mx16 bit CellularRAM

Revision History

Revision No.

0.0

History

Initial Draft

Draft Date

July 05,2007

Remark

Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea

Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

Zip Code : 690-717

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to

your questions about device. If you have any questions, please contact the EMLSI office.

Preliminary

EMC646SP16J

4Mx16 CellularRAM

Table of Contents

Features ......................................................................................................................................................................................

Options ...................................................................................................................................................................................

General Description ....................................................................................................................................................................

Functional Description ................................................................................................................................................................

Power-Up Initialization ............................................................................................................................................................

Bus Operating Modes .................................................................................................................................................................

Asynchronous Mode ...............................................................................................................................................................

Page Mode READ Operation ................................................................................................................................................

Burst Mode Operation ............................................................................................................................................................

Mixed-Mode Operation ...........................................................................................................................................................

WAIT Operation ......................................................................................................................................................................

LB# / UB# Operation...............................................................................................................................................................

Low-Power Operation......... ........................................................................................................................................................

Standby Mode Operation ........................................................................................................................................................

Temperature Compensated Refresh.......................................................................................................................................

Partial Array Refresh ..............................................................................................................................................................

Deep Power-Down Operation.................................................................................................................................................

Registers.....................................................................................................................................................................................

Access Using CRE .................................................................................................................................................................

Software Access .....................................................................................................................................................................

Bus Configuration Register......................................................................................................................................................

Burst Length (BCR[2:0]) Default = Continuous Burst .........................................................................................................

Burst Wrap (BCR[3]) Default = No Wrap ............................................................................................................................

Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength ...............................................................................

WAIT Configuration (BCR[8]) Default = WAIT Transitions One Clock Before Data Valid / Invalid.......................................

WAIT Polarity (BCR[10]) Default = WAIT Active HIGH.......................................................................................................

Latency Counter (BCR[13:11]) Default = Three Clock Latency ..........................................................................................

Initial Access Latency (BCR[14]) Default = Variable...........................................................................................................

Operating Mode (BCR[15]) Default = Asynchronous Operation.........................................................................................

Refresh Configuration Register...............................................................................................................................................

Partial Array Refresh (RCR[2:0]) Default = Full Array Refresh .........................................................................................

Deep Power-Down (RCR[4]) Default = DPD Disabled .......................................................................................................

Page Mode Operation (RCR[7]) Default = Disabled ..........................................................................................................

Device Identification Register..................................................................................................................................................

Electrical Characteristics.............................................................................................................................................................

Timing Requirements...................................................................................................................................................................

Timing Diagrams..........................................................................................................................................................................

Preliminary

EMC646SP16J

4Mx16 CellularRAM

List of Figures

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Figure 6:

Figure 7:

Figure 8:

Figure 9:

Figure 10:

Figure 11:

Figure 12:

Figure 13:

Figure 14:

Figure 15:

Figure 16:

Figure 17:

Figure 18:

Figure 19:

Figure 20:

Figure 21:

Figure 22:

Figure 23:

Figure 24:

Figure 25:

Figure 26:

Figure 27:

Figure 28:

Figure 29:

Figure 30:

Figure 31:

Figure 32:

Figure 33:

Figure 34:

Figure 35:

Figure 36:

Figure 37:

Figure 38:

Figure 39:

Figure 40:

Figure 41:

Figure 42:

Figure 43:

Figure 44:

Figure 45:

Figure 46:

Figure 47:

Figure 48:

Figure 49:

Figure 50:

Functional Block Diagram - 4 meg x 16 .................................................................................................................

Power-Up Initialization Timing ...............................................................................................................................

READ Operation (ADV# LOW) ..............................................................................................................................

WRITE Operation (ADV# LOW) .............................................................................................................................

Page Mode READ Operation (ADV# LOW) ...........................................................................................................

Burst Mode READ (4-word burst)...........................................................................................................................

Burst Mode WRITE (4-word burst)..........................................................................................................................

Refresh Collision During Variable-Latency READ Operation .................................................................................

Wired or WAIT Configuration .................................................................................................................................

Configuration Register WRITE, Asynchronous Mode, Followed by READ ARRAY Operation ..............................

Configuration Register WRITE, Synchronous Mode, Followed by READ ARRAY Operation ................................

Register READ, Asynchronous Mode, Followed by READ ARRAY Operation ......................................................

Register READ, Synchronous Mode, Followed by READ ARRAY Operation ........................................................

Load Configuration Register ..................................................................................................................................

Read Configuration Register .................................................................................................................................

Bus Configuration Register Definition ....................................................................................................................

WAIT Configuration During Burst Operation ..........................................................................................................

Latency Counter (Variable Initial Latency, No Refresh Collision) ...........................................................................

Latency Counter (Fixed Latency) ...........................................................................................................................

Refresh Configuration Register Mapping ...............................................................................................................

AC Input/Output Reference Waveform ..................................................................................................................

AC Output Load Circuit ..........................................................................................................................................

Initialization Period .................................................................................................................................................

DPD Entry and Exit Timing Parameters .................................................................................................................

Asynchronous READ .............................................................................................................................................

Asynchronous READ Using ADV# .........................................................................................................................

PAGE MODE READ ..............................................................................................................................................

Single-Access Burst READ Operation - Variable Latency ......................................................................................

4-Word Burst READ Operation - Variable Latency .................................................................................................

Single-Access Burst READ Operation - Fixed Latency ..........................................................................................

4-Word Burst READ Operation - Fixed Latency .....................................................................................................

READ Burst Suspend ............................................................................................................................................

Burst READ at End-of-Row (Wrap off) ...................................................................................................................

CE# - Controlled Asychronous WRITE ..................................................................................................................

LB#/UB# - Controlled Asychronous WRITE ...........................................................................................................

WE# - Controlled Asychronous WRITE .................................................................................................................

Asynchronous WRITE Using ADV# .......................................................................................................................

Burst WRITE Operation - Variable Latency Mode ..................................................................................................

Burst WRITE Operation - Fixed Latency Mode ......................................................................................................

Burst WRITE at End-of-Row (Wrap off) .................................................................................................................

Burst WRITE Followed by Burst READ ..................................................................................................................

Burst READ Interrupted by Burst READ or WRITE ................................................................................................

Burst WRITE Interrupted by Burst WRITE or READ - Variable Latency Mode .......................................................

Burst WRITE Interrupted by Burst WRITE or READ - Fixed Latency Mode ...........................................................

Asynchronous WRITE Followed by Burst READ ...................................................................................................

Asynchronous WRITE (ADV# LOW) Followed by Burst READ .............................................................................

Burst READ Followed by Asynchronous WRITE (WE# - Controlled) .....................................................................

Burst READ Followed by Asynchronous WRITE Using ADV# ...............................................................................

Asynchronous WRITE Followed by Asynchronous READ - ADV# LOW ...............................................................

Asynchronous WRITE Followed by Asynchronous READ .....................................................................................

Preliminary

EMC646SP16J

4Mx16 CellularRAM

List of Tables

Table 1:

Table 2:

Table 3:

Table 4:

Table 5:

Table 6:

Table 7:

Table 8:

Table 9:

Table 10:

Table 11:

Table 12:

Table 13:

Table 14:

Table 15:

Table 16:

Table 17:

PIN Descriptions ..........................................................................................................................................................

Bus Operations ............................................................................................................................................................

Sequence and Burst Length ........................................................................................................................................

Drive Strength ..............................................................................................................................................................

Variable Latency Configuration Codes.........................................................................................................................

Fixed Latency Configuration Codes.............................................................................................................................

Address Patterns for PAR(RCR[4] =1).........................................................................................................................

Device Identification Register Mapping .......................................................................................................................

Absolute Maximum Ratings .........................................................................................................................................

Electrical Characteristics and Operating Conditions ....................................................................................................

Deep Power-Down Specifications ...............................................................................................................................

Capacitance ................................................................................................................................................................

Asynchronous READ Cycle Timing Requirements ......................................................................................................

Burst READ Cycle Timing Requirements ....................................................................................................................

Asynchronous WRITE Cycle Timing Requirements ....................................................................................................

Burst WRITE Cycle Timing Requirements ...................................................................................................................

Initialization and DPD Timing Parameters ...................................................................................................................

Recommended Resources

New fast charging I linear charging circuit

Timing circuit diagram of driving waveform

C618K-1 type ordinary lathe electrical wiring main circuit

Delay and stretch circuit diagram

SY-1001 ultrasonic remote control switch

One of the high input integrated regulated power supply circuits

Anlu SparkRoad Development Board Review (7) MCU Soft Core IP Trial: Clues can be found in the information on the Internet. Anlu provides some kind of "soft core" IP for its FPGA - that is, implementing something similar to an MCU in the FPGA.　　However, there is too li...; cruelfox Domestic Chip Exchange

A DSP debugging and direct code generation method based on Matlab: As an effective signal processing tool, Matlab has penetrated into the design of DSP. Before developers apply a new digital signal processing algorithm to practice, they usually use Matlab to simulate...; 灞波儿奔 DSP and ARM Processors

[Technical Tips] Power Supply PCB Design Skills and Case Analysis: Nowadays, the size of switching power supplies is getting smaller and smaller, while their operating frequency and internal device density are getting higher and higher. This undoubtedly puts more and...; mwkjhl PCB Design

About Linux system issues: I want to ask how do you use Linux? 1. Dual systems, one Windows, one Linux, but I heard that it is very troublesome to install Linux in a virtual machine. I am currently using this, but I often move ...; suoma Linux and Android

FPGA_100 Days Journey_VGA Design.pdf: FPGA_100 Days Journey_VGA Design.pdf...; zxopenljx EE_FPGA Learning Park

MakeCode graphical programming supports USB HID function: You can add extensions in the extension to simulate keyboard and mouse functions. The R21 development board can also be used...; dcexpert MicroPython Open Source section

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components