EMC646SP16J-90LL datasheet, PDF

Datasheet> All Categories > EMC646SP16J-90LL

Preview

EMC646SP16J-90LL: Description4Mx16 bit CellularRAM; File Size601KB，65 Pages; ManufacturerEMLSI; Websitehttp://www.emlsi.com

Download Datasheet View All

EMC646SP16J-90LL Overview

4Mx16 bit CellularRAM

Preview

Download Datasheet

View All

Preliminary

EMC646SP16J

4Mx16 CellularRAM

Document Title

4Mx16 bit CellularRAM

Revision History

Revision No.

0.0

History

Initial Draft

Draft Date

July 05,2007

Remark

Preliminary

Emerging Memory & Logic Solutions Inc.

4F Korea Construction Financial Cooperative B/D, 301-1 Yeon-Dong, Jeju-Si, Jeju-Do, Rep.of Korea

Tel : +82-64-740-1700 Fax : +82-64-740-1749~1750 / Homepage : www.emlsi.com

Zip Code : 690-717

The attached datasheets are provided by EMLSI reserve the right to change the specifications and products. EMLSI will answer to

your questions about device. If you have any questions, please contact the EMLSI office.

Preliminary

EMC646SP16J

4Mx16 CellularRAM

Table of Contents

Features ......................................................................................................................................................................................

Options ...................................................................................................................................................................................

General Description ....................................................................................................................................................................

Functional Description ................................................................................................................................................................

Power-Up Initialization ............................................................................................................................................................

Bus Operating Modes .................................................................................................................................................................

Asynchronous Mode ...............................................................................................................................................................

Page Mode READ Operation ................................................................................................................................................

Burst Mode Operation ............................................................................................................................................................

Mixed-Mode Operation ...........................................................................................................................................................

WAIT Operation ......................................................................................................................................................................

LB# / UB# Operation...............................................................................................................................................................

Low-Power Operation......... ........................................................................................................................................................

Standby Mode Operation ........................................................................................................................................................

Temperature Compensated Refresh.......................................................................................................................................

Partial Array Refresh ..............................................................................................................................................................

Deep Power-Down Operation.................................................................................................................................................

Registers.....................................................................................................................................................................................

Access Using CRE .................................................................................................................................................................

Software Access .....................................................................................................................................................................

Bus Configuration Register......................................................................................................................................................

Burst Length (BCR[2:0]) Default = Continuous Burst .........................................................................................................

Burst Wrap (BCR[3]) Default = No Wrap ............................................................................................................................

Drive Strength (BCR[5:4]) Default = Outputs Use Half-Drive Strength ...............................................................................

WAIT Configuration (BCR[8]) Default = WAIT Transitions One Clock Before Data Valid / Invalid.......................................

WAIT Polarity (BCR[10]) Default = WAIT Active HIGH.......................................................................................................

Latency Counter (BCR[13:11]) Default = Three Clock Latency ..........................................................................................

Initial Access Latency (BCR[14]) Default = Variable...........................................................................................................

Operating Mode (BCR[15]) Default = Asynchronous Operation.........................................................................................

Refresh Configuration Register...............................................................................................................................................

Partial Array Refresh (RCR[2:0]) Default = Full Array Refresh .........................................................................................

Deep Power-Down (RCR[4]) Default = DPD Disabled .......................................................................................................

Page Mode Operation (RCR[7]) Default = Disabled ..........................................................................................................

Device Identification Register..................................................................................................................................................

Electrical Characteristics.............................................................................................................................................................

Timing Requirements...................................................................................................................................................................

Timing Diagrams..........................................................................................................................................................................

Preliminary

EMC646SP16J

4Mx16 CellularRAM

List of Figures

Figure 1:

Figure 2:

Figure 3:

Figure 4:

Figure 5:

Figure 6:

Figure 7:

Figure 8:

Figure 9:

Figure 10:

Figure 11:

Figure 12:

Figure 13:

Figure 14:

Figure 15:

Figure 16:

Figure 17:

Figure 18:

Figure 19:

Figure 20:

Figure 21:

Figure 22:

Figure 23:

Figure 24:

Figure 25:

Figure 26:

Figure 27:

Figure 28:

Figure 29:

Figure 30:

Figure 31:

Figure 32:

Figure 33:

Figure 34:

Figure 35:

Figure 36:

Figure 37:

Figure 38:

Figure 39:

Figure 40:

Figure 41:

Figure 42:

Figure 43:

Figure 44:

Figure 45:

Figure 46:

Figure 47:

Figure 48:

Figure 49:

Figure 50:

Functional Block Diagram - 4 meg x 16 .................................................................................................................

Power-Up Initialization Timing ...............................................................................................................................

READ Operation (ADV# LOW) ..............................................................................................................................

WRITE Operation (ADV# LOW) .............................................................................................................................

Page Mode READ Operation (ADV# LOW) ...........................................................................................................

Burst Mode READ (4-word burst)...........................................................................................................................

Burst Mode WRITE (4-word burst)..........................................................................................................................

Refresh Collision During Variable-Latency READ Operation .................................................................................

Wired or WAIT Configuration .................................................................................................................................

Configuration Register WRITE, Asynchronous Mode, Followed by READ ARRAY Operation ..............................

Configuration Register WRITE, Synchronous Mode, Followed by READ ARRAY Operation ................................

Register READ, Asynchronous Mode, Followed by READ ARRAY Operation ......................................................

Register READ, Synchronous Mode, Followed by READ ARRAY Operation ........................................................

Load Configuration Register ..................................................................................................................................

Read Configuration Register .................................................................................................................................

Bus Configuration Register Definition ....................................................................................................................

WAIT Configuration During Burst Operation ..........................................................................................................

Latency Counter (Variable Initial Latency, No Refresh Collision) ...........................................................................

Latency Counter (Fixed Latency) ...........................................................................................................................

Refresh Configuration Register Mapping ...............................................................................................................

AC Input/Output Reference Waveform ..................................................................................................................

AC Output Load Circuit ..........................................................................................................................................

Initialization Period .................................................................................................................................................

DPD Entry and Exit Timing Parameters .................................................................................................................

Asynchronous READ .............................................................................................................................................

Asynchronous READ Using ADV# .........................................................................................................................

PAGE MODE READ ..............................................................................................................................................

Single-Access Burst READ Operation - Variable Latency ......................................................................................

4-Word Burst READ Operation - Variable Latency .................................................................................................

Single-Access Burst READ Operation - Fixed Latency ..........................................................................................

4-Word Burst READ Operation - Fixed Latency .....................................................................................................

READ Burst Suspend ............................................................................................................................................

Burst READ at End-of-Row (Wrap off) ...................................................................................................................

CE# - Controlled Asychronous WRITE ..................................................................................................................

LB#/UB# - Controlled Asychronous WRITE ...........................................................................................................

WE# - Controlled Asychronous WRITE .................................................................................................................

Asynchronous WRITE Using ADV# .......................................................................................................................

Burst WRITE Operation - Variable Latency Mode ..................................................................................................

Burst WRITE Operation - Fixed Latency Mode ......................................................................................................

Burst WRITE at End-of-Row (Wrap off) .................................................................................................................

Burst WRITE Followed by Burst READ ..................................................................................................................

Burst READ Interrupted by Burst READ or WRITE ................................................................................................

Burst WRITE Interrupted by Burst WRITE or READ - Variable Latency Mode .......................................................

Burst WRITE Interrupted by Burst WRITE or READ - Fixed Latency Mode ...........................................................

Asynchronous WRITE Followed by Burst READ ...................................................................................................

Asynchronous WRITE (ADV# LOW) Followed by Burst READ .............................................................................

Burst READ Followed by Asynchronous WRITE (WE# - Controlled) .....................................................................

Burst READ Followed by Asynchronous WRITE Using ADV# ...............................................................................

Asynchronous WRITE Followed by Asynchronous READ - ADV# LOW ...............................................................

Asynchronous WRITE Followed by Asynchronous READ .....................................................................................

Preliminary

EMC646SP16J

4Mx16 CellularRAM

List of Tables

Table 1:

Table 2:

Table 3:

Table 4:

Table 5:

Table 6:

Table 7:

Table 8:

Table 9:

Table 10:

Table 11:

Table 12:

Table 13:

Table 14:

Table 15:

Table 16:

Table 17:

PIN Descriptions ..........................................................................................................................................................

Bus Operations ............................................................................................................................................................

Sequence and Burst Length ........................................................................................................................................

Drive Strength ..............................................................................................................................................................

Variable Latency Configuration Codes.........................................................................................................................

Fixed Latency Configuration Codes.............................................................................................................................

Address Patterns for PAR(RCR[4] =1).........................................................................................................................

Device Identification Register Mapping .......................................................................................................................

Absolute Maximum Ratings .........................................................................................................................................

Electrical Characteristics and Operating Conditions ....................................................................................................

Deep Power-Down Specifications ...............................................................................................................................

Capacitance ................................................................................................................................................................

Asynchronous READ Cycle Timing Requirements ......................................................................................................

Burst READ Cycle Timing Requirements ....................................................................................................................

Asynchronous WRITE Cycle Timing Requirements ....................................................................................................

Burst WRITE Cycle Timing Requirements ...................................................................................................................

Initialization and DPD Timing Parameters ...................................................................................................................

Recommended Resources

Typical channel monitoring circuit diagram

Ni-Cad battery charger zapper circuit

LT3756 drives 50W LED string circuit

Multiple alarms

Split phase amplifier circuit diagram

STK0080 power amplifier circuit

CR Micro's 8-bit microcontroller CS98P154 with OTP ROM: Overview of CR Micro CS98P154CS98P154 is a high-speed, low-power 8- bit MCU with built-in 1k14Bit OTP ROM and protection bits to protect instruction codes. It is mainly used in home appliances, consum...; 虹芯侠客 MCU

Creative Electronics: DIY Wireless Charger for Your Phone: ...; 他们逼我做卧底 RF/Wirelessly

Specifications of several types of batteries: [i=s]This post was last edited by qwqwqw2088 on 2020-3-28 10:16[/i]Lithium coin/button battery The lithium battery is 3V under load and 3.6V without load.Silver oxide and alkaline button cell batterie...; qwqwqw2088 Analogue and Mixed Signal

[Lazy people take care of fish tank control system] Debug method in ON Semiconductor IDE environment: [i=s]This post was last edited by Lan Yuye on 2021-4-19 09:08[/i]I saw my friend encountered a problem with DEBUG. The ON documentation is quite detailed, so I took a screenshot and showed it to every...; 蓝雨夜 onsemi and Avnet IoT Innovation Design Competition

W5500 UDP Issues: I used the example program of Zhengdian Atom W5500 UDP, modified it to my own hardware configuration, and ran it to the picture above. Does anybody know what's going on?...; chenbingjy stm32/stm8

Where should the fuse be connected?: Add a resettable fuse to the DC circuit to protect the circuit. I usually connect the fuse to the positive terminal of the power supply, but I think it can also be connected to the negative terminal o...; bigbat Power technology

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components