EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

VJ0603Q680HXBCW1BC

Description
CAPACITOR, CERAMIC, MULTILAYER, 100 V, C0G, 0.000068 uF, SURFACE MOUNT, 0603, CHIP,ROHS COMPLIANT
CategoryPassive components    capacitor   
File Size186KB,11 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Environmental Compliance  
Download Datasheet Parametric View All

VJ0603Q680HXBCW1BC Overview

CAPACITOR, CERAMIC, MULTILAYER, 100 V, C0G, 0.000068 uF, SURFACE MOUNT, 0603, CHIP,ROHS COMPLIANT

VJ0603Q680HXBCW1BC Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerVishay
package instruction, 0603
Reach Compliance Codecompliant
ECCN codeEAR99
capacitance0.000068 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
JESD-609 codee3
Manufacturer's serial numberVJ
Installation featuresSURFACE MOUNT
multi-layerYes
negative tolerance5%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package shapeRECTANGULAR PACKAGE
method of packingTR, PAPER, 7 INCH
positive tolerance5%
Rated (DC) voltage (URdc)100 V
size code0603
surface mountYES
Temperature characteristic codeC0G
Temperature Coefficient-/+30ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrier
Terminal shapeWRAPAROUND
[ESP32-Korvo Review] Part 2: Demo Experience + ESP-IDF Compilation Environment Installation
[i=s]This post was last edited by Digital Leaf on 2021-1-27 20:53[/i]The board doesn't even come with a data cable, so you need to find two micro USB cables to connect ESP32-Korvo to the computer, one...
数码小叶 Domestic Chip Exchange
Circuit Optimization Design Process Based on OrCAD/PSpice9
[Abstract] The characteristics of OrCAD/ PS pice9 are introduced , and the circuit optimization design process based on OrCAD/PSpice9 environment is illustrated through examples. 1. IntroductionElectr...
fighting Microchip MCU
TI engineers show you how to calculate the DCDC power supply output line loss compensation of the current sampling op amp in detail
[align=left][color=rgb(85, 85, 85)][font="][size=14px][b] TI Engineer Kevin Zhang[/b][/size][/font][/color][/align][align=left][color=rgb(85, 85, 85)][font="][size=14px]When the output of a DCDC power...
alan000345 Analogue and Mixed Signal
quartusii official tutorial
quartusii official tutorial...
huxiao123 FPGA/CPLD
Low EMI DC/DC Converter PCB Design
IntroductionSince every switching power supply generates broadband noise, it is extremely difficult to integrate DC/DC converters in automotive circuit board networks into automotive control devices w...
木犯001号 Power technology
Banknote number recognition system based on ARM
...
至芯科技FPGA大牛 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号