EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

DM74LS112AN

Description
LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16
Categorysemiconductor    logic   
File Size103KB,3 Pages
ManufacturerNational Semiconductor(TI )
Websitehttp://www.ti.com
Stay tuned Parametric Compare

DM74LS112AN Online Shopping

Suppliers Part Number Price MOQ In stock  
DM74LS112AN - - View Buy Now

DM74LS112AN Overview

LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16

DM74LS112AN Parametric

Parameter NameAttribute value
Number of functions2
Number of terminals16
Maximum operating temperature70 Cel
Minimum operating temperature0.0 Cel
Maximum supply/operating voltage5.25 V
Minimum supply/operating voltage4.75 V
Rated supply voltage5 V
Processing package description0.300 INCH, PLASTIC, MS-001, DIP-16
stateACTIVE
CraftsmanshipTTL
packaging shapeRECTANGULAR
Package SizeIN-LINE
Terminal formTHROUGH-HOLE
Terminal spacing2.54 mm
terminal coatingTIN LEAD
Terminal locationDUAL
Packaging MaterialsPLASTIC/EPOXY
Temperature levelCOMMERCIAL
seriesLS
Logic IC typeJ-K FLIP-FLOP
Number of digits2
Output polarityCOMPLEMENTARY
propagation delay TPD28 ns
Trigger typeNEGATIVE EDGE
Max-Min frequency25 MHz

DM74LS112AN Related Products

DM74LS112AN DM54LS112A DM54LS112AJ DM54LS112AW DM74LS112A DM74LS112AM 54LS112LMQB 54LS112FMQB 54LS112DMQB 54LS112
Description LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDIP16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16 LS SERIES, DUAL NEGATIVE EDGE TRIGGERED J-K FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16
Number of functions 2 2 2 2 2 2 2 2 2 2
Number of terminals 16 16 16 16 16 16 16 16 16 16
Maximum operating temperature 70 Cel 70 Cel 125 °C 125 °C 70 Cel 70 Cel 70 Cel 70 Cel 70 Cel 70 Cel
Minimum operating temperature 0.0 Cel 0.0 Cel -55 °C -55 °C 0.0 Cel 0.0 Cel 0.0 Cel 0.0 Cel 0.0 Cel 0.0 Cel
Terminal form THROUGH-HOLE GULL WING THROUGH-HOLE FLAT GULL WING GULL WING GULL WING GULL WING GULL WING GULL WING
Terminal location DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL DUAL
Temperature level COMMERCIAL COMMERCIAL MILITARY MILITARY COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL COMMERCIAL
Trigger type NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE NEGATIVE EDGE
Maximum supply/operating voltage 5.25 V 5.25 V - - 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V 5.25 V
Minimum supply/operating voltage 4.75 V 4.75 V - - 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V 4.75 V
Rated supply voltage 5 V 5 V - - 5 V 5 V 5 V 5 V 5 V 5 V
Processing package description 0.300 INCH, PLASTIC, MS-001, DIP-16 PLASTIC, SOP-16 - - PLASTIC, SOP-16 PLASTIC, SOP-16 PLASTIC, SOP-16 PLASTIC, SOP-16 PLASTIC, SOP-16 PLASTIC, SOP-16
state ACTIVE ACTIVE - - ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE ACTIVE
Craftsmanship TTL TTL - - TTL TTL TTL TTL TTL TTL
packaging shape RECTANGULAR RECTANGULAR - - RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR RECTANGULAR
Package Size IN-LINE SMALL OUTLINE - - SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE SMALL OUTLINE
Terminal spacing 2.54 mm 1.27 mm - - 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm 1.27 mm
terminal coating TIN LEAD TIN LEAD - - TIN LEAD TIN LEAD TIN LEAD TIN LEAD TIN LEAD TIN LEAD
Packaging Materials PLASTIC/EPOXY PLASTIC/EPOXY - - PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY PLASTIC/EPOXY
series LS LS - - LS LS LS LS LS LS
Logic IC type J-K FLIP-FLOP J-K FLIP-FLOP - - J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP J-K FLIP-FLOP
Number of digits 2 2 - - 2 2 2 2 2 2
Output polarity COMPLEMENTARY COMPLEMENTARY - - COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY COMPLEMENTARY
propagation delay TPD 28 ns 28 ns - - 28 ns 28 ns 28 ns 28 ns 28 ns 28 ns
Max-Min frequency 25 MHz 30 MHz - - 30 MHz 30 MHz 30 MHz 30 MHz 30 MHz 30 MHz
surface mount - Yes NO YES Yes Yes Yes Yes Yes Yes
Share the growth path of a real DSP master
He has been engaged in DSP development for several years. Seeing that many friends are very interested in DSP development, he writes about his experience in DSP development in recent years. This is ju...
fish001 DSP and ARM Processors
Operational amplifier parameter analysis and LTspice application simulation" Reading Notes 2 Kirchhoff's superposition law Dai...
[i=s]This post was last edited by damiaa on 2021-5-14 16:47[/i]basic concept Kirchhoff's Laws (1) 1. Branch: (1) Each component is a branch. (2) Components connected in series are considered a branch....
damiaa Analog electronics
What work needs to be done on DSP for image algorithm transplantation
What do you need to do to port an already written algorithm to your DSP development board and make it run well? I will talk about it in two parts. The first part is transplantation, and the second par...
fish001 DSP and ARM Processors
Review of the good content I saw in EEWorld in 2021. Post a comment and win 88 points
Looking back at 2021, what interesting and useful content did you find in EEWorld? Share them by replying to the post. They can be download center (download.eeworld.com.cn) materials, forum (bbs.eewor...
EEWORLD社区 Download Centre
Can PWM technology be used to achieve features such as fast settling time and low energy consumption?
[i=s]This post was last edited by Jacktang on 2020-8-2 20:33[/i]Can PWM technology be used to achieve features such as fast settling time and low power consumption? As new applications require loop tr...
Jacktang Analogue and Mixed Signal
Triangle wave generating circuit
Why does the triangle wave circuit use a common-mode hysteresis comparator?...
msddw Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号