EEWORLDEEWORLDEEWORLD

Part Number

Search

A3P060-2QNG132YI

Description
Field Programmable Gate Array, 1536 CLBs, 60000 Gates, CMOS, 8 X 8 MM, 0.75 MM HEIGHT, 0.50 MM PITCH, GREEN, QFP-132
CategoryProgrammable logic devices    Programmable logic   
File Size9MB,210 Pages
ManufacturerMicrosemi
Websitehttps://www.microsemi.com
Download Datasheet Parametric View All

A3P060-2QNG132YI Overview

Field Programmable Gate Array, 1536 CLBs, 60000 Gates, CMOS, 8 X 8 MM, 0.75 MM HEIGHT, 0.50 MM PITCH, GREEN, QFP-132

A3P060-2QNG132YI Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerMicrosemi
package instruction8 X 8 MM, 0.75 MM HEIGHT, 0.50 MM PITCH, GREEN, QFP-132
Reach Compliance Codeunknow
JESD-30 codeS-XQCC-N132
length8 mm
Humidity sensitivity level3
Configurable number of logic blocks1536
Equivalent number of gates60000
Number of terminals132
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
organize1536 CLBS, 60000 GATES
Package body materialUNSPECIFIED
encapsulated codeQCCN
Package shapeSQUARE
Package formCHIP CARRIER
Programmable logic typeFIELD PROGRAMMABLE GATE ARRAY
Maximum supply voltage1.575 V
Minimum supply voltage1.425 V
Nominal supply voltage1.5 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
width8 mm
Revision 15
ProASIC3 Flash Family FPGAs
with Optional Soft ARM Support
Features and Benefits
High Capacity
• 15 K to 1 M System Gates
• Up to 144 Kbits of True Dual-Port SRAM
• Up to 300 User I/Os
Advanced I/O
• 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
• 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
• Wide Range Power Supply Voltage Support per JESD8-B,
Allowing I/Os to Operate from 2.7 V to 3.6 V
• Bank-Selectable I/O Voltages—up to 4 Banks per Chip
• Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X
and LVCMOS
2.5 V / 5.0 V Input
• Differential I/O Standards: LVPECL, LVDS, B-LVDS, and
M-LVDS (A3P250 and above)
• I/O Registers on Input, Output, and Enable Paths
• Hot-Swappable and Cold Sparing I/Os
• Programmable Output Slew Rate
and Drive Strength
• Weak Pull-Up/-Down
• IEEE 1149.1 (JTAG) Boundary Scan Test
• Pin-Compatible Packages across the ProASIC3 Family
• Six CCC Blocks, One with an Integrated PLL
• Configurable Phase-Shift, Multiply/Divide, Delay Capabilities
and External Feedback
• Wide Input Frequency Range (1.5 MHz to 350 MHz)
• 1 Kbit of FlashROM User Nonvolatile Memory
• SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit RAM
Blocks (×1, ×2, ×4, ×9, and ×18 organizations)
• True Dual-Port SRAM (except ×18)
Reprogrammable Flash Technology
• 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
Process
• Instant On Level 0 Support
• Single-Chip Solution
• Retains Programmed Design when Powered Off
High Performance
• 350 MHz System Performance
• 3.3 V, 66 MHz 64-Bit PCI
In-System Programming (ISP) and Security
• ISP Using On-Chip 128-Bit Advanced Encryption Standard
(AES) Decryption (except ARM
®
-enabled ProASIC
®
3 devices)
via JTAG (IEEE 1532–compliant)
• FlashLock
®
to Secure FPGA Contents
Clock Conditioning Circuit (CCC) and PLL
Low Power
• Core Voltage for Low Power
• Support for 1.5 V-Only Systems
• Low-Impedance Flash Switches
Embedded Memory
High-Performance Routing Hierarchy
• Segmented, Hierarchical Routing and Clock Structure
ARM Processor Support in ProASIC3 FPGAs
A3P015
1
15,000
128
384
1
6
2
49
QN68
• M1 ProASIC3 Devices—ARM
®
Cortex™-M1 Soft Processor
Available with or without Debug
A3P250
M1A3P250
250,000
2,048
6,144
36
8
1
Yes
1
18
4
157
QN132
7
VQ100
PQ208
PQ208
FG144/256
5
FG144/256/
484
PQ208
FG144/256/
484
PQ208
FG144/256/
484
A3P400
M1A3P400
400,000
9,216
54
12
1
Yes
1
18
4
194
A3P600
M1A3P600
600,000
13,824
108
24
1
Yes
1
18
4
235
A3P1000
M1A3P1000
1,000,000
24,576
144
32
1
Yes
1
18
4
300
ProASIC3 Devices
Cortex-M1 Devices
2
System Gates
Typical Equivalent Macrocells
VersaTiles (D-flip-flops)
RAM Kbits (1,024 bits)
4,608-Bit Blocks
FlashROM Kbits
Secure (AES) ISP
3
Integrated PLL in CCCs
VersaNet Globals
4
I/O Banks
Maximum User I/Os
Package Pins
QFN
CS
VQFP
TQFP
PQFP
FBGA
A3P030
30,000
256
768
1
6
2
81
QN48, QN68,
QN132
7
VQ100
A3P060
60,000
512
1,536
18
4
1
Yes
1
18
2
96
QN132
7
CS121
VQ100
TQ144
FG144
A3P125
125,000
1,024
3,072
36
8
1
Yes
1
18
2
133
QN132
7
VQ100
TQ144
PQ208
FG144
Notes:
1. A3P015 is not recommended for new designs.
2. Refer to the
Cortex-M1
product brief for more information.
3. AES is not available for Cortex-M1 ProASIC3 devices.
4. Six chip (main) and three quadrant global networks are available for A3P060 and above.
5. The M1A3P250 device does not support this package.
6. For higher densities and support of additional features, refer to the
ProASIC3E Flash Family FPGAs
datasheet.
7. Package not available.
† A3P015 and A3P030 devices do not support this feature.
July 2014
© 2014 Microsemi Corporation
‡ Supported only by A3P015 and A3P030 devices.
I
Unboxing the newly purchased PIC Kit4, looking forward to its improved functions
[i=s]This post was last edited by youyou_123 on 2019-4-29 16:40[/i] In April, the official website had a discount sale on development tools, so I bought a PIC Kit4 to play with. I had to pay the tarif...
youyou_123 Microchip MCU
EEWORLD University Hall----Live playback: AVNET uses on-chip CIP and intelligent analog to build complex embedded control functions
Live playback: AVNET uses on-chip CIP and smart analog to build complex embedded control functions : https://training.eeworld.com.cn/course/26662...
hi5 Integrated technical exchanges
Urgent! Urgent! Urgent! Can the teacher provide a 50A/1000W mature constant current source circuit. The adjustable constant current source can be controlled by a single chip microcomputer.
Urgent! Urgent! Urgent! Can the teacher provide a mature 50A/1000W constant current source circuit? The adjustable constant current source can be controlled by a single chip microcomputer. If you can ...
心愿811230 Analogue and Mixed Signal
【K210 Series】2. Download tool and latest firmware for K210
The newly purchased K210 module (core board) usually comes with the MicroPython series. However, for some reasons, some modules do not come with the system, or the system version is relatively old. We...
dcexpert MicroPython Open Source section
The Low Noise Ripple Probe Guide tells you how important probes are to your testing!
The Low Noise Ripple Probe Guide tells you how important probes are to your testing! Most electronic designs today require different supply voltages to operate correctly. In fact, many components with...
安泰测试Agitek Test/Measurement
【ST NUCLEO-G071RB Review】+ My review process
[i=s]This post was last edited by hujj on 2019-1-9 10:45[/i] The ST NUCLEO-G071RB[/color][/align] development board used in this review comes from the [color=#008000][backcolor=transparent][font=Tahom...
hujj stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号