CDR35BP912BJSP datasheet, PDF - EEWORLD Datasheet

CDR35BP912BJSP: DescriptionCeramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.0091uF, Surface Mount, 1825, CHIP; CategoryPassive components capacitor; File Size970KB，10 Pages; ManufacturerKEMET; Websitehttp://www.kemet.com

Download Datasheet Parametric View All

CDR35BP912BJSP Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 5% +Tol, 5% -Tol, BP, 30ppm/Cel TC, 0.0091uF, Surface Mount, 1825, CHIP

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Maker	KEMET
package instruction	, 1825
Reach Compliance Code	_compli
ECCN code	EAR99
capacitance	0.0091 µF
Capacitor type	CERAMIC CAPACITOR
dielectric materials	CERAMIC
high	1.5 mm
JESD-609 code	e0
length	4.5 mm
Manufacturer's serial number	CDR35
Installation features	SURFACE MOUNT
multi-layer	Yes
negative tolerance	5%
Number of terminals	2
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
Package shape	RECTANGULAR PACKAGE
Package form	SMT
method of packing	TR, 7 INCH
positive tolerance	5%
Rated (DC) voltage (URdc)	100 V
Guideline	MIL-PRF-55681
series	C(SIZE)N
size code	1825
surface mount	YES
Temperature characteristic code	BP
Temperature Coefficient	30ppm/Cel ppm/°C
Terminal surface	Tin/Lead (Sn60Pb40) - with Nickel (Ni) barrie
Terminal shape	WRAPAROUND
width	6.4 mm

What is feedback? What is a feedback circuit? What does feedback do?: What is Feedback? Feedback refers to the process of returning the output of a control system to the input of the system through a specific path, adding it to the original input and affecting the net i...; fish001 Analogue and Mixed Signal

EEWORLD University Hall--Detailed explanation of algorithms Stanford University classic video course: Algorithm detailed explanation Stanford University classic video course : https://training.eeworld.com.cn/course/27336The first volume of the four-part series on algorithm explanation explains the bas...; 桂花蒸 Integrated technical exchanges

[Master's Year-end Lecture] Control the last mile: How to prevent performance problems before a major network outage occurs: Keysight Technologies invites technical experts from various fields around the world to communicate online, and there are mysterious gifts for engineers. Interested engineers are welcome to make an ap...; nmg RF/Wirelessly

[Perf-V Review] + Re-understanding of Pengfeng Development Environment: People's growth or learning is often completed in the process of trial and error. My understanding of Pengfeng development environment seems to be verified by it. Due to the dependence on the WINDOW e...; jinglixixi FPGA/CPLD

Image median filtering algorithm and its FPGA implementation (1): ...; 至芯科技FPGA大牛 FPGA/CPLD

Dielectric strength test/voltage withstand test and ESD static test: Dielectric strength test/voltage withstand test and ESD electrostatic test1. Dielectric strength test/voltage withstand testBetween live parts and unprotected grounded housing, between live parts and ...; QWE4562009 Discrete Device

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components