WW34370.5%R datasheet, PDF - EEWORLD Datasheet

WW34370.5%R: DescriptionRESISTOR, WIRE WOUND, 3W, 0.5%, 20ppm, 437ohm, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT; CategoryPassive components The resistor; File Size95KB，3 Pages; ManufacturerSEI(Stackpole Electronics Inc.); Websitehttps://www.seielect.com/; Environmental Compliance

Download Datasheet Parametric View All

WW34370.5%R Overview

RESISTOR, WIRE WOUND, 3W, 0.5%, 20ppm, 437ohm, THROUGH HOLE MOUNT, AXIAL LEADED, ROHS COMPLIANT

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	SEI(Stackpole Electronics Inc.)
package instruction	,
Reach Compliance Code	compli
ECCN code	EAR99
Other features	PRECISION
JESD-609 code	e3
Manufacturer's serial number	WW
Installation features	THROUGH HOLE MOUNT
Number of terminals	2
Maximum operating temperature	275 °C
Minimum operating temperature	-55 °C
Package shape	TUBULAR PACKAGE
method of packing	TR
Rated power dissipation(P)	3 W
Rated temperature	125 °C
resistance	437 Ω
Resistor type	FIXED RESISTOR
surface mount	NO
technology	WIRE WOUND
Temperature Coefficient	20 ppm/°C
Terminal surface	Matte Tin (Sn)
Terminal shape	WIRE
Tolerance	0.5%

CC3200 PWM and ADC issues: This is the first time I use TI's CC3200 WIFI module. I encountered a problem during use. Please help me. 1. CC3200SDK1.3.0 example/PWM routine, the default code works fine.After modifying the PWM fre...; zhangyuebin Wireless Connectivity

CS5090 5V USB input charges 2 lithium batteries, with path management application, which can realize the function of "charging and discharging at the same time".: ...; yaohongxia0903 Power technology

Libero SoC v11.8 pin optimization issue: I am a FPGA newbie. Recently, I was programming with Libero SoC v11.8. I defined an input pin in the top-level file. This pin was removed during synthesizing, which made it impossible to constrain thi...; 凉凉呀凉凉 Altera SoC

FPGA Simplified Design Method Classic Case 3: FPGA Simplified Design Method Classic Case 3Classic case of minimalist design method 3Case 3. When receiving en1=1 , dout generates a high-level pulse of 3 clock cycles; when receiving en2==1 , dout g...; mdy-吴伟杰 FPGA/CPLD

MSP430G2553 interrupt processing function: [size=4]Interrupt handling function[/size] [size=4] [/size] [size=4]Process LED program in the interrupt handling function[/size] [size=4] [/size] [size=4]Compiler instructions[/size] [size=4]#pragma ...; Jacktang Microcontroller MCU

"Intel SoC FPGA Learning Experience" + Three mmap Examples in Eclipse under Linux: [i=s]This post was last edited by STM32F103 on 2019-6-2 22:23[/i] I referred to the mmap development driver application in Xiaomei's video tutorial. Since I use the DE10-Nano board, I made three corre...; STM32F103 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components