APA450-BG456IX95 datasheet, PDF

Datasheet> All Categories > Programmable logic devices> Programmable logic> APA450-BG456IX95

APA450-BG456IX95: DescriptionField Programmable Gate Array, CMOS, PBGA456, 1.27 MM PITCH, PLASTIC, BGA-456; CategoryProgrammable logic devices Programmable logic; File Size2MB，83 Pages; ManufacturerActel; Websitehttp://www.actel.com/

Download Datasheet Parametric View All

APA450-BG456IX95 Overview

Field Programmable Gate Array, CMOS, PBGA456, 1.27 MM PITCH, PLASTIC, BGA-456

APA450-BG456IX95 Parametric

Parameter Name	Attribute value
Maker	Actel
package instruction	1.27 MM PITCH, PLASTIC, BGA-456
Reach Compliance Code	unknow
JESD-30 code	S-PBGA-B456
length	35 mm
Number of terminals	456
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Package body material	PLASTIC/EPOXY
encapsulated code	BGA
Package shape	SQUARE
Package form	GRID ARRAY
Programmable logic type	FIELD PROGRAMMABLE GATE ARRAY
Certification status	Not Qualified
Maximum seat height	2.54 mm
Maximum supply voltage	2.7 V
Minimum supply voltage	2.3 V
Nominal supply voltage	2.5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	BALL
Terminal pitch	1.27 mm
Terminal location	BOTTOM
width	35 mm

Preview

Download Datasheet

View All

v5.8

ProASIC

PLUS®

Flash Family FPGAs

Features and Benefits

High Capacity

Commercial and Industrial

•

75,000 to 1 Million System Gates

27 k to 198 kbits of Two-Port SRAM

66 to 712 User I/Os

300, 000 to 1 million System Gates

72 k to 198 kbits of Two Port SRAM

158 to 712 User I/Os

0.22 µm 4 LM Flash-Based CMOS Process

Live At Power-Up (LAPU) Level 0 Support

Single-Chip Solution

No Configuration Device Required

Retains Programmed Design during Power-Down/Up Cycles

Mil/Aero Devices Operate over Full Military Temperature

Range

3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military

temperature)

Two Integrated PLLs

External System Performance up to 150 MHz

The Industry’s Most Effective Security Key (FlashLock

)

Low Impedance Flash Switches

Segmented Hierarchical Routing Structure

Small, Efficient, Configurable (Combinatorial or Sequential)

Logic Cells

APA075

75,000

3,072

27 k

158

Yes

100, 144

208

–

144

APA150

150,000

6,144

36k

242

Yes

100

208

456

144, 256

APA300

300,000

8,192

72 k

290

Yes

–

208

456

144, 256

208, 352

APA450

450,000

12,288

108 k

344

Yes

–

208

456

144, 256, 484

APA600

600,000

21,504

126 k

454

Yes

–

208

456

256, 484, 676

208, 352

624

APA750

750,000

32,768

144 k

562

Yes

–

208

456

676, 896

High Performance Routing Hierarchy

•

Ultra-Fast Local and Long-Line Network

High-Speed Very Long-Line Network

High-Performance, Low Skew, Splittable Global Network

100% Routability and Utilization

Schmitt-Trigger Option on Every Input

2.5 V/3.3 V Support with Individually-Selectable Voltage and

Slew Rate

Bidirectional Global I/Os

Compliance with PCI Specification Revision 2.2

Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant

Pin Compatible Packages across the ProASIC

PLUS

Family

PLL with Flexible Phase, Multiply/Divide and Delay

Capabilities

Internal and/or External Dynamic PLL Configuration

Two LVPECL Differential Pairs for Clock or Data Inputs

Flexibility with Choice of Industry-Standard Front-End Tools

Efficient Design through Front-End Timing and Gate Optimization

In-System Programming (ISP) via JTAG Port

SmartGen Netlist Generation Ensures Optimal Usage of

Embedded Memory Blocks

24 SRAM and FIFO Configurations with Synchronous and

Asynchronous Operation up to 150 MHz (typical)

I/O

Military

Reprogrammable Flash Technology

Unique Clock Conditioning Circuitry

Standard FPGA and ASIC Design Flow

ISP Support

SRAMs and FIFOs

Performance

•

Secure Programming

Low Power

Table 1 •

ProASIC

PLUS

Product Profile

Device

Maximum System Gates

Tiles (Registers)

Embedded RAM Bits (k=1,024 bits)

Embedded RAM Blocks (256x9)

LVPECL

PLL

Global Networks

Maximum Clocks

Maximum User I/Os

JTAG ISP

PCI

Package (by pin count)

TQFP

PQFP

PBGA

FBGA

CQFP

CCGA/LGA

Notes:

APA1000

1,000,000

56,320

198 k

712

Yes

–

208

456

896, 1152

208, 352

624

1. Available as Commercial/Industrial and Military/MIL-STD-883B devices.

2. These packages are available only for Military/MIL-STD-883B devices.

June 2009

See the Actel website for the latest version of the datasheet.

ProASIC

PLUS

Flash Family FPGAs

Table of Contents

General Description

ProASICPLUS Architecture . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-2

Timing Control and Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-13

Sample Implementations . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-16

Adjustable Clock Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-16

Clock Skew Minimization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-16

PLL Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-21

Design Environment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-28

ISP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-28

Related Documents . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-29

Package Thermal Characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-30

Calculating Typical Power Dissipation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-31

Operating Conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-34

Tristate Buffer Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-45

Output Buffer Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Input Buffer Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Global Input Buffer Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Predicted Global Routing Delay . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

1-47

1-49

1-51

1-53

Global Routing Skew . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-53

Module Delays . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-54

Sample Macrocell Library Listing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-54

Embedded Memory Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-57

Pin Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-76

Recommended Design Practice for V

. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1-77

Package Pin Assignments

100-Pin TQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-1

144-Pin TQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-3

208-Pin PQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-5

208-Pin CQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-12

352-Pin CQFP . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-16

456-Pin PBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-22

144-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-37

256-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-40

484-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-45

676-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-51

896-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-59

1152-Pin FBGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-69

624-Pin CCGA/LGA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2-78

Datasheet Information

List of Changes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-1

Data Sheet Categories . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-8

Export Administration Regulations (EAR) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 3-8

Actel Safety Critical, Life Support, and High-Reliability Applications Policy . . . . . 3-8

v5.8

Recommended Resources

Bourns precision sensor series, do you know it?

Dual voltage adjustable regulated power supply circuit

TDA2003 10W car radio audio amplifier

LP3842N typical application circuit diagram

linearized thermometer

Charging circuit composed of LTC4058

[Qinheng RISC-V core CH582] I2C event function: The CH583 and CH582 chips provide I2C interface with the following features: l Supports master mode and slave mode, supports multiple masters and multiple slaves. l Supports two speed modes: 100KHz an...; lugl4313820 Domestic Chip Exchange

[2022 Digi-Key Innovation Design Competition] 3. Experience of using the official case of ESP32-S2-Kaluga-1: The Kaluga board has its own official case library. This article records the usage of the library. 1. Obtaining the case library The "esp-dev-kits" repository on the Espressif official site on GitHub ...; sonicfirr DigiKey Technology Zone

About borrowing money: Have you ever encountered someone who borrowed money but didn't pay it back? The amount of money borrowed was not large, only a few thousand yuan. If they don't pay it back, what are some effective wa...; UUC Talking

FFT Analysis of Vibration Information: [i=s]This post was last edited by lcdi on 2020-5-3 20:49[/i]From the perspective of signal processing, since the amplitude fluctuation is large and difficult to stabilize, this factor will be consider...; lcdi ST MEMS Sensor Creative Design Competition

Share the design of a comprehensive training platform for exploration and rescue robots based on the Internet of Things: This information is quite good. Netizens who are interested can take a look. Recently, I saw the forum promoting the Internet of Things Creative Design Competition. Haha, I think it can be started....; 他们逼我做卧底 RF/Wirelessly

EEWORLD University ---- WPI-NXP demo: WPI-NXP demo：https://training.eeworld.com.cn/course/5299...; hi5 MCU

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components