EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

VJ1812Y333MXBAB2L

Description
Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.033uF, 1812,
CategoryPassive components    capacitor   
File Size80KB,6 Pages
ManufacturerVishay
Websitehttp://www.vishay.com
Download Datasheet Parametric View All

VJ1812Y333MXBAB2L Overview

Ceramic Capacitor, Multilayer, Ceramic, 100V, 20% +Tol, 20% -Tol, X7R, -/+15ppm/Cel TC, 0.033uF, 1812,

VJ1812Y333MXBAB2L Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
MakerVishay
package instruction, 1812
Reach Compliance Codecompli
capacitance0.033 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high2.18 mm
JESD-609 codee3
length4.5 mm
multi-layerYes
negative tolerance20%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
method of packingBulk
positive tolerance20%
Rated (DC) voltage (URdc)100 V
seriesVJ HIGH REL X7R
size code1812
Temperature characteristic codeX7R
Temperature Coefficient-/+15ppm/Cel ppm/°C
Terminal surfaceMatte Tin (Sn) - with Nickel (Ni) barrie
width3.2 mm
How does ATSHA204A implement hardware encryption?
As shown in the figure below, which expert has used ATSHA204A? How does ATSHA204A implement hardware encryption? The data sheet is in English, which is a headache to read and I don’t understand; I can...
yhye2world Analog electronics
[Qinheng RISC-V core CH582] SPI driver ST7735
[Qinheng RISC-V core CH582] I2C lights up the OLED screen - Domestic chip exchange - Electronic Engineering World - Forum (eeworld.com.cn) After I2C driving the OLED screen, today we tested the hardwa...
lugl4313820 Domestic Chip Exchange
stm32 pwm wave control
[i=s]This post was last edited by faraway_99 on 2019-3-16 23:18[/i] As shown in the figure below, it is necessary to refer to the zero crossing point of Iab to control the output of Vg1 and Vg2 PWM wa...
faraway_99 stm32/stm8
Does anyone have experience in applying for "software copyright"? Is there a format for the design description?
Does anyone have experience in applying for "software copyright"? Is there a format for the design description?...
蓝雨夜 Talking
【GD32450I-EVAL】+ 02 Software Development Environment Configuration (KEIL 5) and Running Light Test
[i=s]This post was last edited by DDZZ669 on 2020-9-14 22:23[/i]The previous article conducted an unboxing and evaluation: [GD32450I-EVAL] + 01 Unboxing and onboard resource evaluation . This article ...
DDZZ669 Domestic Chip Exchange
Zynq UltraScale+MPSOC Development Board Feature List
Zynq UltraScale+MPSOC development boardBased on Mir Electronics MYC-CZU3EG core board and development board The Xilinx Zynq UltraScale+ MPSoC series integrates a feature-rich 64-bit quad-core Arm Cort...
blingbling111 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号