EEWORLDEEWORLDEEWORLD

Part Number

Search

APA300-FGG144M

Description
Field Programmable Gate Array, 300000 Gates, 180MHz, 8192-Cell, CMOS, PBGA144
CategoryProgrammable logic devices    Programmable logic   
File Size5MB,178 Pages
ManufacturerMicrochip
Websitehttps://www.microchip.com
Environmental Compliance
Download Datasheet Parametric View All

APA300-FGG144M Online Shopping

Suppliers Part Number Price MOQ In stock  
APA300-FGG144M - - View Buy Now

APA300-FGG144M Overview

Field Programmable Gate Array, 300000 Gates, 180MHz, 8192-Cell, CMOS, PBGA144

APA300-FGG144M Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerMicrochip
package instruction1 MM PITCH, ROHS COMPLIANT, FBGA-144
Reach Compliance Codecompli
v5.9
ProASIC
PLUS®
Flash Family FPGAs
High Performance Routing Hierarchy
Ultra-Fast Local and Long-Line Network
High-Speed Very Long-Line Network
High-Performance, Low Skew, Splittable Global Network
100% Routability and Utilization
®
Features and Benefits
High Capacity
Commercial and Industrial
75,000 to 1 Million System Gates
27 K to 198 Kbits of Two-Port SRAM
66 to 712 User I/Os
300, 000 to 1 Million System Gates
72 K to 198 Kbits of Two Port SRAM
158 to 712 User I/Os
0.22 µm 4 LM Flash-Based CMOS Process
Live At Power-Up (LAPU) Level 0 Support
Single-Chip Solution
No Configuration Device Required
Retains Programmed Design during Power-Down/Up Cycles
Mil/Aero Devices Operate over Full Military Temperature
Range
3.3 V, 32-Bit PCI, up to 50 MHz (33 MHz over military
temperature)
Two Integrated PLLs
External System Performance up to 150 MHz
The Industry’s Most Effective Security Key (FlashLock
®
)
Low Impedance Flash Switches
Segmented Hierarchical Routing Structure
Small, Efficient, Configurable (Combinatorial or Sequential)
Logic Cells
APA075
75,000
3,072
27 k
12
2
2
4
24
158
Yes
Yes
100, 144
208
144
APA150
150,000
6,144
36k
16
2
2
4
32
242
Yes
Yes
100
208
456
144, 256
I/O
Schmitt-Trigger Option on Every Input
2.5 V / 3.3 V Support with Individually-Selectable Voltage
and Slew Rate
Bidirectional Global I/Os
Compliance with PCI Specification Revision 2.2
Boundary-Scan Test IEEE Std. 1149.1 (JTAG) Compliant
Pin-Compatible Packages across the ProASIC
PLUS
Family
PLL with Flexible Phase, Multiply/Divide, and Delay
Capabilities
Internal and/or External Dynamic PLL Configuration
Two LVPECL Differential Pairs for Clock or Data Inputs
Flexibility with Choice of Industry-Standard Front-End Tools
Efficient Design through Front-End Timing and Gate
Optimization
In-System Programming (ISP) via JTAG Port
SmartGen Netlist Generation Ensures Optimal Usage of
Embedded Memory Blocks
24 SRAM and FIFO Configurations with Synchronous and
Asynchronous Operation up to 150 MHz (typical)
Military
Reprogrammable Flash Technology
Unique Clock Conditioning Circuitry
Standard FPGA and ASIC Design Flow
Performance
ISP Support
Secure Programming
Low Power
SRAMs and FIFOs
Table 1 •
ProASIC
PLUS
Product Profile
Device
Maximum System Gates
Tiles (Registers)
Embedded RAM Bits (k=1,024 bits)
Embedded RAM Blocks (256x9)
LVPECL
PLL
Global Networks
Maximum Clocks
Maximum User I/Os
JTAG ISP
PCI
Package (by pin count)
TQFP
PQFP
PBGA
FBGA
CQFP
2
CCGA/LGA
2
Notes:
APA300
1
300,000
8,192
72 k
32
2
2
4
32
290
Yes
Yes
208
456
144, 256
208, 352
APA450
450,000
12,288
108 k
48
2
2
4
48
344
Yes
Yes
208
456
144, 256, 484
APA600
1
600,000
21,504
126 k
56
2
2
4
56
454
Yes
Yes
208
456
256, 484, 676
208, 352
624
APA750
750,000
32,768
144 k
64
2
2
4
64
562
Yes
Yes
208
456
676, 896
APA1000
1
1,000,000
56,320
198 k
88
2
2
4
88
712
Yes
Yes
208
456
896, 1152
208, 352
624
1. Available as Commercial/Industrial and Military/MIL-STD-883B devices.
2. These packages are available only for Military/MIL-STD-883B devices.
D e c e m b er 2 0 0 9
© 2009 Actel Corporation
i
See the Actel website for the latest version of the datasheet.
Notes on lines drawn by Protel series and AD series software
For the lines drawn by Protel series and AD series software, no matter which layer (including routing layer, Keepout layer, etc.) they are drawn on, when you double-click to open the line properties, ...
dengguoqiang PCB Design
Totem pole in circuit,,,
[i=s]This post was last edited by qwqwqw2088 on 2019-4-6 18:16[/i] [align=left][size=4][b]Why is it called a totem pole? [/b][/size][/align] [align=center][size=4][/size][/align] [align=left][size=4] ...
qwqwqw2088 Analogue and Mixed Signal
PA Test Solution
PA Test Solution 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 Total 23 pagesTOP...
btty038 RF/Wirelessly
Creative Modification Competition: The moderator gave me two booster boards, and I used both of them!
Creative Modification Competition: The moderator gave me two booster boards. I used both boards and modified them into a multimeter and a clamp multimeter power supply!1: The boost board is installed ...
lanhua Power technology
How to use GPIO to control line switching
[i=s] This post was last edited by yuchongjike on 2018-10-23 10:21 [/i] Requirements: Use GPIO's HI/LOW to control the switching of related lines, as shown belowFigure 1: Two audio output ports, conne...
yuchongjike Analog electronics
Lots of books! Have you read any books on this Book Day? Have you bought any books?
:pleased: I just received a wave of new books I bought for the Book Festival! La la la! This wave is for myself. One of the books I bought for my child has been almost a month old because of the epide...
okhxyyo Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号