EC1325HSET-FREQ1 datasheet, PDF

Datasheet> All Categories > Passive components> oscillator> EC1325HSET-FREQ1

EC1325HSET-FREQ1: DescriptionCRYSTAL OSCILLATOR, CLOCK, 0.25 MHz - 24 MHz, HCMOS/TTL OUTPUT, ROHS COMPLIANT, DIP-8/4; CategoryPassive components oscillator; File Size130KB，2 Pages; ManufacturerECLIPTEK; Websitehttp://www.ecliptek.com; Environmental Compliance

Download Datasheet Parametric View All

EC1325HSET-FREQ1 Overview

CRYSTAL OSCILLATOR, CLOCK, 0.25 MHz - 24 MHz, HCMOS/TTL OUTPUT, ROHS COMPLIANT, DIP-8/4

EC1325HSET-FREQ1 Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ECLIPTEK
Reach Compliance Code	compli
Other features	5 PPM/YEAR AGING AVAILABLE
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	25%
JESD-609 code	e3
Manufacturer's serial number	EC13
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	24 MHz
Minimum operating frequency	0.25 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	HCMOS/TTL
Output load	2 TTL, 15 pF
physical size	13.2mm x 13.2mm x 5.6mm
longest rise time	10 ns
Maximum supply voltage	3.6 V
Minimum supply voltage	3 V
Nominal supply voltage	3.3 V
surface mount	NO
maximum symmetry	60/40 %
Terminal surface	Matte Tin (Sn) - with Nickel (Ni) barrie

Preview

Download Datasheet

View All

EC13

Series

• Crystal Clock Oscillators

• CMOS/TTL Output

• +3.3V Supply Voltage

• Tri-State Output Option

• Custom Lead Length & Gull Wing Options

• 8 pin DIP Metal Package

• RoHS Compliant (Pb-free)

ELECTRICAL SPECIFICATIONS

Frequency Range (MHz)

Operating Temperature Range

Storage Temperature Range

Supply Voltage (V

)

Input Current

0.250MHz to 24.000MHz

24.001MHz to 70.000MHz

70.001MHz to 125.000MHz

Frequency Tolerance / Stability

Inclusive of all conditions: Calibration Tolerance at 25°C,

Frequency Stability over the Operating Temperature Range,

Supply Voltage Change, Output Load Change, First Year

Aging at 25°C, Shock, and Vibration

Output Voltage Logic High (V

)

w/ TTL Load

w/ HCMOS Load

Output Voltage Logic Low (V

)

Rise Time / Fall Time

w/ TTL Load

w/ LVCMOS Load

10% to 90% of Waveform w/LVCMOS Load or

0.4V

to 2.4V

w/TTL Load

10% to 90% of Waveform w/LVCMOS Load

Duty Cycle

Load Drive Capability

Tri-State Input Voltage

at 50% of Waveform

< 24.000MHz

> 24.000MHz

:No Connection

:>2.2V

:<0.8V

Aging (at 25°C)

Start Up Time

Period Jitter: Absolute

Period Jitter: One Sigma

EC13

H 5.6

L 13.2

W 13.2

OSCILLATOR

0.250MHz to 125.000MHz

0°C to 70°C

-40°C to 85°C

-55°C to 125°C

3.3V

±0.3V

10mA Maximum

25mA Maximum

45mA Maximum

±100ppm, ±50ppm, ±25ppm, or

±20ppm Maximum (0°C to 70°C Only)

2.4V

Minimum

2.7V

Minimum

0.4V

Maximum

0.5V

Maximum

10 nSeconds Max. < 24.000MHz

6 nSeconds Max. 24.000MHz to 70.000MHz

4 nSeconds Max. 70.001MHz to 125.000MHz

50 ±10(%) (Standard) or 50 ±5(%) (Optional)

2TTL or 15pF LVCMOS Load

15pF LVCMOS Load

Enables Output

Disables Output: High Impedance

±5ppm / year Maximum

10 mSeconds Maximum

±100pSeconds Maximum

±25pSeconds Maximum

MANUFACTURER

Recommended Resources

Touch type anti-theft alarm circuit 2

Simple buzzer circuit 4b

Integrated circuit adjustable thermostat circuit diagram

Double closed-loop speed control system (single-phase bridge rectifier circuit)

N-phase motor driver

Baby sleeping cold notification device

FPGA Power Supply Analysis: ...; 至芯科技FPGA大牛 FPGA/CPLD

[Qinheng Trial] CH549 builds evaluation environment: [i=s]This post was last edited by yin_wu_qing on 2019-7-5 14:19[/i]Hello everyone! I received the development kit a while ago. The reason why I didn't post a review was that I was busy with the theme ...; yin_wu_qing MCU

CMOS Analog Integrated Circuit Design (Second Edition Chinese Edition): "CMOS Analog Integrated Circuit Design (2nd Edition)" is a classic textbook for analog integrated circuit design courses. Starting from the forefront of CMOS technology, the author combines rich engin...; arui1999 Download Centre

Is the PCB layer design indicated in the layout or in the plate making requirements?: This is the board layer setting, but there is no need for it in AD. Is it a direct input?Or in the documentation?Another question? The impedance of this multilayer board is defined as What's the diffe...; btty038 PCB Design

【Speech recognition positioning】Schematic design sharing of microphone array: [i=s]This post was last edited by gameboy22 on 2022-9-23 13:42[/i]I've been a bit busy at work recently, so the progress has been a bit slow. I'll try to keep going. Originally, I was aiming for the K...; gameboy22 DigiKey Technology Zone

Conflict between HAL_SPI_TransmitReceive and osDelay: I am going to add freertos to the official STM32L476+st253993, but the system gets stuck when the code is downloaded and the system is stuck in prvCheckTasksWaitingTermination. rtos uses systick and H...; m4416202 stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components