SL2-040-R106/04-77/2 datasheet, PDF

Datasheet> All Categories > The connector> The connector> SL2-040-R106/04-77/2

SL2-040-R106/04-77/2: DescriptionBoard Connector, 40 Contact(s), 2 Row(s), Male, Right Angle, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle; CategoryThe connector The connector; File Size200KB，1 Pages; ManufacturerE-tec Interconnect Ltd.; Environmental Compliance

Download Datasheet Parametric View All

SL2-040-R106/04-77/2 Overview

Board Connector, 40 Contact(s), 2 Row(s), Male, Right Angle, 0.079 inch Pitch, Solder Terminal, Black Insulator, Receptacle

SL2-040-R106/04-77/2 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	E-tec Interconnect Ltd.
Reach Compliance Code	compli
ECCN code	EAR99
Other features	ROHS COMPLIANT
body width	0.157 inch
subject depth	0.197 inch
body length	1.575 inch
Body/casing type	RECEPTACLE
Connector type	BOARD CONNECTOR
Contact to complete cooperation	GOLD (15)
Contact completed and terminated	Gold (Au)
Contact point gender	MALE
Contact material	BRASS
contact mode	RECTANGULAR
Contact resistance	20 mΩ
Contact style	SQ PIN-SKT
Dielectric withstand voltage	500VAC V
Insulation resistance	1000000000 Ω
Insulator color	BLACK
insulator material	POLYBUTYLENE TEREPHTHALATE
JESD-609 code	e4
Manufacturer's serial number	SL
Plug contact pitch	0.079 inch
Match contact row spacing	0.079 inch
Installation method	RIGHT ANGLE
Installation type	BOARD
Number of connectors	ONE
PCB row number	2
Number of rows loaded	2
Maximum operating temperature	105 °C
Minimum operating temperature	-40 °C
PCB contact pattern	RECTANGULAR
PCB contact row spacing	2.0066 mm
Plating thickness	15u inch
Rated current (signal)	1 A
Guideline	UL
reliability	COMMERCIAL
Terminal length	0.11 inch
Terminal pitch	2.0066 mm
Termination type	SOLDER
Total number of contacts	40

Preview

Download Datasheet

View All

No. of

Single

Row

002

003

004

005

006

007

008

009

010

011

012

013

014

015

016

017

018

019

020

021

022

023

024

025

026

027

028

029

030

031

032

033

034

035

036

037

038

039

040

Dual

Row

004

006

008

010

012

014

016

018

020

022

024

026

028

030

032

034

036

038

040

042

044

046

048

050

052

054

056

058

060

062

064

066

068

070

072

074

076

078

080

Dimension(mm)

2.00

4.00

6.00

8.00

10.00

12.00

14.00

16.00

18.00

20.00

22.00

24.00

26.00

28.00

30.00

32.00

34.00

36.00

38.00

40.00

42.00

44.00

46.00

48.00

50.00

52.00

54.00

56.00

58.00

60.00

62.00

64.00

66.00

68.00

70.00

72.00

74.00

76.00

78.00

4.00

6.00

8.00

10.00

12.00

14.00

16.00

18.00

20.00

22.00

24.00

26.00

28.00

30.00

32.00

34.00

36.00

38.00

40.00

42.00

44.00

46.00

48.00

50.00

52.00

54.00

56.00

58.00

60.00

62.00

64.00

66.00

68.00

70.00

72.00

74.00

76.00

78.00

80.00

Pin Code & Dimensions

Dim"A" Dim"B"

Code

(mm)

106/00

106/01

106/02

106/03

106/04

106/05

106/06

106/07

106/08

106/09

106/10

3.20

4.00

10.00

11.00

2.50

5.00

11.00

6.00

4.50

12.00

3.20

2.80

2.40

2.80

2.50

2.80

2.30

other terminal lengths on request

Recommended Resources

Mains undervoltage and overvoltage protection circuit 5

Video signal box circuit

clap switch

STK058 power amplifier circuit

Quadrature Oscillator Using Multiplier 4214

CNC constant current source

Designing efficient, powerful, and fast electric vehicle charging stations: As the number of electric vehicles (EVs) increases, there is a growing need worldwide to create more energy-efficient charging infrastructure systems that can charge vehicles faster than ever before. ...; alan000345 TI Technology Forum

FPGA Books: Are there any good books you can recommend for learning FPGA?...; Fred_1977 FPGA/CPLD

[RISC-V MCU CH32V103 Review] - 1: From PDF to Studio: [i=s]This post was last edited by MianQi on 2021-1-22 11:57[/i]Qinheng's materials are well done, with clear titles and clear boundaries. Opening a copy of the CH32V103 Data Sheet, the line spacing an...; MianQi Domestic Chip Exchange

Allwinner chip Tina Linux modify UART pins, UART port (1): #### Scenario 1: Also using UART0, need to change from PF2, PF4 to PE2, PE4 1. Modify `sys_config.fex` (serial port of BOOT0 and Uboot) The path of `sys_config.fex` is `uart_debug_port` in `device/con...; aleksib Domestic Chip Exchange

Playing with Zynq Serial 9 - Using GIT for project backup and version management 1: 1 GIT software installation and initialization settings 1.1 Software Installation Double-click " TortoiseGit-1.8.5.0-64bit.msi " to install it. Use all default options. Double-click " GitExtensions244...; ove学习使我快乐 FPGA/CPLD

Huawei "High-Speed Digital Circuit Design Textbook": ...; 李强980702 Download Centre

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components