ASM5P23S04AG-2-08-ST datasheet, PDF

ASM5P23S04AG-2-08-ST: Description3.3V âSpreadTrakâ Zero Delay Buffer; Categorylogic logic; File Size422KB，15 Pages; ManufacturerPulseCore Semiconductor Corporation; Environmental Compliance

Download Datasheet Parametric View All

ASM5P23S04AG-2-08-ST Overview

3.3V âSpreadTrakâ Zero Delay Buffer

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	PulseCore Semiconductor Corporation
package instruction	0.150 INCH, GREEN, SOIC-8
Reach Compliance Code	unknow
series	23S
Input adjustment	STANDARD
JESD-30 code	R-PDSO-G8
JESD-609 code	e3/e6
length	4.9 mm
Logic integrated circuit type	PLL BASED CLOCK DRIVER
Number of functions	1
Number of inverted outputs
Number of terminals	8
Actual output times	4
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	260
Certification status	Not Qualified
Same Edge Skew-Max（tskwd）	0.4 ns
Maximum seat height	1.75 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	MATTE TIN/TIN BISMUTH
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	40
width	3.91 mm
minfmax	133 MHz

[HC32F460 Development Board Review] 05. Recognition and processing of matrix buttons: The HC32F460 chip is equipped with a keyboard control module (KEYSCAN) that supports row and column scans of the matrix keyboard; the columns are driven by independent outputs KEYOUTm (m=0~7), while t...; xld0932 Domestic Chip Exchange

How to calculate the cost of surveillance installation and cleaning work: How to calculate the cost of surveillance installation and cleaning work...; qq102100 Security Electronics

100 Practical Tips for FPGA Design Experts: FPGA logic design has become a highly specialized hardware design field, which requires designers to master design tools, have a deep understanding of the internal structure of FPGAs, and flexibly use...; arui1999 Download Centre

Basic knowledge of third-order intermodulation: [size=4]Introduction to Passive Intermodulation[/size] [size=4] The problem of passive intermodulation interference has a long history in the communications industry and the RF connector industry. In ...; Aguilera RF/Wirelessly

MSP430 LaunchPad IO external interrupt: #includeint main( void ) { // Stop watchdog timer to prevent time out reset WDTCTL = WDTPW + WDTHOLD; P1DIR |= 0x01;//Set P1.0 port as output P1IE |= 0x08;//Enable P1.3 interrupt P1IES |= 0x08;//P1.3 ...; fish001 Microcontroller MCU

Is it true that the greater the memory depth of an oscilloscope, the better?: Is it true that the greater the memory depth of an oscilloscope, the better?...; 牟允允 Integrated technical exchanges

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components