FT6164L-100L32M datasheet, PDF

Datasheet> All Categories > storage> storage> FT6164L-100L32M

FT6164L-100L32M: DescriptionStandard SRAM, 8KX8, 100ns, CMOS, CQCC32, 0.450 X 0.550 INCH, CERAMIC, LCC-32; Categorystorage storage; File Size361KB，17 Pages; ManufacturerForce Technologies Ltd.

Download Datasheet Parametric View All

FT6164L-100L32M Overview

Standard SRAM, 8KX8, 100ns, CMOS, CQCC32, 0.450 X 0.550 INCH, CERAMIC, LCC-32

FT6164L-100L32M Parametric

Parameter Name	Attribute value
Maker	Force Technologies Ltd.
Parts packaging code	QFJ
package instruction	QCCN,
Contacts	32
Reach Compliance Code	compliant
ECCN code	3A001.A.2.C
Maximum access time	100 ns
JESD-30 code	R-CQCC-N32
length	13.97 mm
memory density	65536 bit
Memory IC Type	STANDARD SRAM
memory width	8
Number of functions	1
Number of terminals	32
word count	8192 words
character code	8000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	125 °C
Minimum operating temperature	-55 °C
organize	8KX8
Package body material	CERAMIC, METAL-SEALED COFIRED
encapsulated code	QCCN
Package shape	RECTANGULAR
Package form	CHIP CARRIER
Parallel/Serial	PARALLEL
Maximum seat height	1.905 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	CMOS
Temperature level	MILITARY
Terminal form	NO LEAD
Terminal pitch	1.27 mm
Terminal location	QUAD
width	11.43 mm

Preview

Download Datasheet

View All

FT6164

FEATURES

Full CMOS, 6T Cell

High Speed (Equal Access and Cycle Times)

– 8/10/12/15/20/25/35/70/100 ns (Commercial)

– 10/12/15/20/25/35/70/100 ns(Industrial)

– 12/15/20/25/35/45/70/100 ns (Military)

Low Power Operation

Output Enable and Dual Chip Enable Control

Functions

Single 5V±10% Power Supply

Data Retention with 2.0V Supply, 10 µA Typical

Current (FT6164L Military)

ULTRA HIGH SPEED 8K x 8

STATIC CMOS RAMS

Common Data I/O

Fully TTL Compatible Inputs and Outputs

Standard Pinout (JEDEC Approved)

– 28-Pin 300 mil Plastic DIP, SOJ

– 28-Pin 600 mil Plastic DIP (70 & 100ns)

– 28-Pin 300 mil SOP (70 & 100ns)

– 28-Pin 300 mil Ceramic DIP

– 28-Pin 600 mil Ceramic DIP

– 28-Pin 350 x 550 mil LCC

– 32-Pin 450 x 550 mil LCC

– 28-Pin CERPACK

DESCRIPTION

The FT6164 is a 65,536-bit ultra high-speed static RAM

organised as 8K x 8. The CMOS memory requires no

clocks or refreshing and has equal access and cycle

times. Inputs are fully TTL-compatible. The RAM operates

from a single 5V±10% tolerance power supply. With

battery backup, data integrity is maintained with supply

voltages down to 2.0V. Current drain is typically 10 µA

from a 2.0V supply.

Access times as fast as 8 nanoseconds are available,

permitting greatly enhanced system operating speeds.

The FT6164 is available in 28-pin 300 mil DIP and SOJ, 28-

pin 600 mil plastic and ceramic DIP, 28-pin 350 x 550 mil

LCC, 32-pin 450 x 550 mil LCC, and 28-pin CERPACK.

The 70ns and 100ns FT6164s are available in the 600 mil

plastic DIP.

FUNCTIONAL BLOCK DIAGRAM

PIN CONFIGURATIONS

DIP (P5, P6, C5, C5-1, D5-1, D5-2),

SOJ (J5), CERPACK (F4), SOP(S6)

SEE PAGE 7 FOR LCC PIN CONFIGURATIONS

1519B

REV 1.6

1 of 17

Recommended Resources

High voltage alarm circuit

Function generator circuit with variable frequency range

STR80145 application circuit diagram c

Shared Antenna Monolithic Broadband Amplifier

Quick charger for outdoor use

Hyperbolic function oscillator circuit

Understanding the configuration of C2000 series CMD files: [i=s]This post was last edited by fish001 on 2019-5-18 18:13[/i] [size=4] Many friends ask questions about CMD. There are indeed many problems in engineering caused by poor CMD configuration. I have r...; fish001 Microcontroller MCU

[Xiaomeige SoC] Generate preloader under win10 and report Failed to open gdrive/…/uboot-socfpga.tar.gz: [i=s]This post was last edited by Xiao Mei Ge on 2019-1-29 11:27[/i] When netizens who develop SoC follow Xiao Mei Ge's SoC development tutorial to develop SoC under Win10, they often encounter the pr...; 小梅哥 Altera SoC

Looking for a voltage detection circuit or chip, 3v to 12v: ...; 小小的世界 Power technology

You must call ros::init() before creating the first NodeHandle: [size=14px]ubuntu 16.04 ros. When running, the error [/size] You must call ros::init() before creating the first NodeHandle Couldn't find an AF_INET address for [] is in the main function. ros::init i...; ienglgge Embedded System

Some comments for the forum: See this link: [url]https://en.eeworld.com/bbs/thread-1068572-1-1.html[/url] Let me raise an opinion that I have always wanted to say. At present, many forums have some corresponding measures, that is...; 不足论 Talking

How can dust people reply to receive confirmation information? . .: [i=s]This post was last edited by SensorYoung on 2019-9-26 23:35[/i]Dear moderator/sister,My account has been inactive for many years and was reactivated this year. It has become a mess. I recently pa...; SensorYoung Suggestions & Announcements

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components