Data Sheet: JN5148-001
IEEE802.15.4 Wireless Microcontroller
Overview
The JN5148-001 is an ultra low power, high performance wireless
microcontroller targeted at JenNet and ZigBee PRO networking
applications. The device features an enhanced 32-bit RISC processor
offering high coding efficiency through variable width instructions, a multi-
stage instruction pipeline and low power operation with programmable clock
speeds. It also includes a 2.4GHz IEEE802.15.4 compliant transceiver,
128kB of ROM, 128kB of RAM, and a rich mix of analogue and digital
peripherals. The large memory footprint allows the device to run both a
network stack (e.g. ZigBee PRO) and an embedded application or in a co-
processor mode. The operating current is below 18mA, allowing operation
direct from a coin cell.
Enhanced peripherals include low power pulse counters running in sleep
mode designed for pulse counting in AMR applications and a unique Time
of Flight ranging engine, allowing accurate location services to be
2
implemented on wireless sensor networks. It also includes a 4-wire I S
audio interface, to interface directly to mainstream audio CODECs, as well
as conventional MCU peripherals.
Features: Transceiver
•
•
•
•
2.4GHz IEEE802.15.4 compliant
Time of Flight ranging engine
128-bit AES security processor
MAC accelerator with packet
formatting, CRCs, address check,
auto-acks, timers
500 & 667kbps data rate modes
Integrated sleep oscillator for low
power
On chip power regulation for 2.0V
to 3.6V battery operation
Deep sleep current 100nA
Sleep current with active sleep
timer 1.25µA
<$0.50 external component cost
Rx current 17.5mA
Tx current 15.0mA
Receiver sensitivity -95dBm
Transmit power 2.5dBm
•
•
•
•
•
•
•
•
•
Block Diagram
Time of Flight
Engine
2.4GHz
Radio
O-QPSK
Modem
RAM
128kB
ROM
128kB
SPI
2-Wire Serial
32-bit
RISC CPU
Timers
UAR Ts
IEEE802.15.4
MAC
Accelerator
32-byte
OTP eFuse
4-Wire Audio
Sleep Counters
12-bit ADC,
Comparators
128-bit AES
Encryption
Accelerator
12-bit DACs,
Temp Sensor
•
•
•
•
•
•
•
Features: Microcontroller
Low power 32-bit RISC CPU, 4 to
32MHz clock speed
Variable instruction width for high
coding efficiency
Multi-stage instruction pipeline
128kB ROM and 128kB RAM for
bootloaded program code & data
JTAG debug interface
4-input 12-bit ADC, 2 12-bit
DACs, 2 comparators
3 application timer/counters,
2 UARTs
SPI port with 5 selects
2-wire serial interface
4-wire digital audio interface
Watchdog timer
Low power pulse counters
Up to 21 DIO
XTAL
Watchdog
Timer
Power
Management
Benefits
•
Single chip integrates
transceiver and
microcontroller for wireless
sensor networks
Large memory footprint to
run ZigBee PRO or JenNet
together with an application
Very low current solution for
long battery life
Highly featured 32-bit RISC
CPU for high performance
and low power
System BOM is low in
component count and cost
Extensive user peripherals
Applications
•
•
•
•
•
•
•
•
Robust and secure low power
wireless applications
ZigBee PRO and JenNet
networks
Smart metering
(e.g. AMR)
Home and commercial building
automation
Location Aware services – e.g.
Asset Tracking
Industrial systems
Telemetry
Remote Control
Toys and gaming peripherals
•
•
•
•
•
•
•
•
•
•
•
Industrial temp (-40°C to +85°C)
8x8mm 56-lead Punched QFN
Lead-free and RoHS compliant
•
•
•
© NXP Laboratories UK 2013
JN-DS-JN5148-001 1v9
1
Contents
1 Introduction
1.1 Wireless Transceiver
1.2 RISC CPU and Memory
1.3 Peripherals
1.4 Block Diagram
6
6
6
7
8
2 Pin Configurations
2.1 Pin Assignment
2.2 Pin Descriptions
2.2.1 Power Supplies
2.2.2 Reset
2.2.3 32MHz Oscillator
2.2.4 Radio
2.2.5 Analogue Peripherals
2.2.6 Digital Input/Output
9
10
12
12
12
12
12
13
13
3 CPU
4 Memory Organisation
4.1 ROM
4.2 RAM
4.3 OTP eFuse Memory
4.4 External Memory
4.4.1 External Memory Encryption
4.5 Peripherals
4.6 Unused Memory Addresses
15
16
16
17
17
17
18
18
18
5 System Clocks
5.1 16MHz System Clock
5.1.1 32MHz Oscillator
5.1.2 24MHz RC Oscillator
5.2 32kHz System Clock
5.2.1 32kHz RC Oscillator
5.2.2 32kHz Crystal Oscillator
5.2.3 32kHz External Clock
19
19
19
19
20
20
20
20
6 Reset
6.1 Internal Power-on Reset
6.2 External Reset
6.3 Software Reset
6.4 Brown-out Detect
6.5 Watchdog Timer
21
21
22
22
23
23
7 Interrupt System
7.1 System Calls
7.2 Processor Exceptions
7.2.1 Bus Error
7.2.2 Alignment
7.2.3 Illegal Instruction
7.2.4 Stack Overflow
7.3 Hardware Interrupts
24
24
24
24
24
24
24
25
2
JN-DS-JN5148-001 1v9
© NXP Laboratories UK 2013
8 Wireless Transceiver
8.1 Radio
8.1.1 Radio External Components
8.1.2 Antenna Diversity
8.2 Modem
8.3 Baseband Processor
8.3.1 Transmit
8.3.2 Reception
8.3.3 Auto Acknowledge
8.3.4 Beacon Generation
8.3.5 Security
8.4 Security Coprocessor
8.5 Location Awareness
8.6 Higher Data Rates
26
26
27
27
29
30
30
30
31
31
31
31
31
32
9 Digital Input/Output
10 Serial Peripheral Interface
11 Timers
11.1 Peripheral Timer/Counters
11.1.1 Pulse Width Modulation Mode
11.1.2 Capture Mode
11.1.3 Counter/Timer Mode
11.1.4 Delta-Sigma Mode
11.1.5 Example Timer / Counter Application
11.2 Tick Timer
11.3 Wakeup Timers
11.3.1 RC Oscillator Calibration
33
35
38
38
39
39
40
40
41
41
42
43
12 Pulse Counters
13 Serial Communications
13.1 Interrupts
13.2 UART Application
44
45
46
46
14 JTAG Debug Interface
15 Two-Wire Serial Interface
15.1 Connecting Devices
15.2 Clock Stretching
15.3 Master Two-wire Serial Interface
15.4 Slave Two-wire Serial Interface
47
48
48
49
49
50
16 Four-Wire Digital Audio Interface
17 Random Number Generator
18 Sample FIFO
19 Intelligent Peripheral Interface
19.1 Data Transfer Format
19.2 JN5148 (Slave) Initiated Data Transfer
19.3 Remote (Master) Processor Initiated Data Transfer
51
53
54
55
55
56
56
© NXP Laboratories UK 2013
JN-DS-JN5148-001 1v9
3
20 Analogue Peripherals
20.1 Analogue to Digital Converter
20.1.1 Operation
20.1.2 Supply Monitor
20.1.3 Temperature Sensor
20.2 Digital to Analogue Converter
20.2.1 Operation
20.3 Comparators
58
59
59
60
60
60
60
61
21 Power Management and Sleep Modes
21.1 Operating Modes
21.1.1 Power Domains
21.2 Active Processing Mode
21.2.1 CPU Doze
21.3 Sleep Mode
21.3.1 Wakeup Timer Event
21.3.2 DIO Event
21.3.3 Comparator Event
21.3.4 Pulse Counter
21.4 Deep Sleep Mode
62
62
62
62
62
62
63
63
63
63
63
22 Electrical Characteristics
22.1 Maximum Ratings
22.2 DC Electrical Characteristics
22.2.1 Operating Conditions
22.2.2 DC Current Consumption
22.2.3 I/O Characteristics
22.3 AC Characteristics
22.3.1 Reset and Voltage Brown-Out
22.3.2 SPI MasterTiming
22.3.3 Intelligent Peripheral (SPI Slave) Timing
22.3.4 Two-wire Serial Interface
22.3.5 Four-Wire Digital Audio Interface
22.3.6 Wakeup and Boot Load Timings
22.3.7 Bandgap Reference
22.3.8 Analogue to Digital Converters
22.3.9 Digital to Analogue Converters
22.3.10 Comparators
22.3.11 32kHz RC Oscillator
22.3.12 32kHz Crystal Oscillator
22.3.13 32MHz Crystal Oscillator
22.3.14 24MHz RC Oscillator
22.3.15 Temperature Sensor
22.3.16 Radio Transceiver
64
64
64
64
65
66
66
66
68
68
69
70
70
71
71
72
73
73
74
74
75
75
76
4
JN-DS-JN5148-001 1v9
© NXP Laboratories UK 2013
Appendix A Mechanical and Ordering Information
A.1 56-pin QFN Package Drawing
A.2 PCB Decal
A.3 Ordering Information
A.4 Device Package Marking
A.5 Tape and Reel Information
A.5.1 Tape Orientation and Dimensions
A.5.2 Reel Information: 180mm Reel
A.5.3 Reel Information: 330mm Reel
A.5.4 Dry Pack Requirement for Moisture Sensitive Material
81
81
82
83
84
85
85
86
87
87
Appendix B Development Support
B.1 Crystal Oscillators
B.1.1 Crystal Equivalent Circuit
B.1.2 Crystal Load Capacitance
B.1.3 Crystal ESR and Required Transconductance
B.2 32MHz Oscillator
B.3 32kHz Oscillator
B.4 JN5148 Module Reference Designs
B.4.1 Schematic Diagram
B.4.2 PCB Design and Reflow Profile
Related Documents
RoHS Compliance
Status Information
Disclaimers
Trademarks
Version Control
Contact Details
88
88
88
88
89
90
92
94
94
96
97
97
97
98
98
99
100
© NXP Laboratories UK 2013
JN-DS-JN5148-001 1v9
5
京公网安备 11010802033920号
EEWORLD
