64-Kbit nonvolatile static random access memory (nvSRAM)
❐
Internally organized as 8K × 8
❐
STORE to QuantumTrap nonvolatile elements initiated
automatically on power-down (AutoStore) or by using I
2
C
command (Software STORE)
❐
RECALL to SRAM initiated on power-up (Power-Up
RECALL) or by I
2
C command (Software RECALL)
❐
Automatic STORE on power-down with a small capacitor
(except for CY14MX064J1A)
■
High reliability
❐
Infinite read, write, and RECALL cycles
❐
1 million STORE cycles to QuantumTrap
❐
Data retention: 20 years at 85
C
2
[1]
■
High speed I C interface
❐
Industry standard 100 kHz and 400 kHz speed
❐
Fast-mode Plus: 1 MHz speed
❐
High speed: 3.4 MHz
❐
Zero cycle delay reads and writes
■
Write protection
❐
Hardware protection using Write Protect (WP) pin
❐
Software block protection for 1/4, 1/2, or entire array
2
■
I C access to special functions
❐
Nonvolatile STORE/RECALL
❐
8 byte serial number
❐
Manufacturer ID and Product ID
❐
Sleep mode
■
Low power consumption
❐
Average active current of 1 mA at 3.4-MHz operation
❐
Average standby mode current of 120 µA
❐
Sleep mode current of 8 µA
■
■
Industry standard configurations
❐
Operating voltages:
• CY14MB064J: V
CC
= 2.7 V to 3.6 V
• CY14ME064J: V
CC
= 4.5 V to 5.5 V
❐
Industrial temperature
❐
8-pin small outline integrated circuit (SOIC) package
❐
Restriction of hazardous substances (RoHS) compliant
Functional Description
The Cypress CY14MX064J combines a 64-Kbit nvSRAM
[2]
with
a nonvolatile element in each memory cell. The memory is
organized as 8K words of 8 bits each. The embedded nonvolatile
elements incorporate the QuantumTrap technology, creating the
world’s most reliable nonvolatile memory. The SRAM provides
infinite read and write cycles, while the QuantumTrap cells
provide highly reliable nonvolatile storage of data. Data transfers
from SRAM to the nonvolatile elements (STORE operation)
takes place automatically at power-down (except for
CY14MX064J1A). On power-up, data is restored to the SRAM
from the nonvolatile memory (RECALL operation). The STORE
and RECALL operations can also be initiated by the user through
I
2
C commands.
For a complete list of related documentation, click
here.
Configuration
Feature
AutoStore
Software STORE
Slave Address pins
CY14MX064J1A
No
Yes
A2, A1, A0
CY14MX064J2A
Yes
Yes
A2, A1
Logic Block Diagram
Serial Number
8x8
V
CC
V
CAP
Manufacturer ID /
Product ID
Memory Control Register
Command Register
Sleep
SDA
SCL
A2, A1, A0
WP
2
Power Control
Block
Quantum Trap
8Kx8
SRAM
8Kx8
STORE
RECALL
Control Registers Slave
Memory Slave
Memory
Address and Data
Control
I C Control Logic
Slave Address
Decoder
Notes
1. The I
2
C nvSRAM is a single solution which is usable for all four speed modes of operation. As a result, some I/O parameters are slightly different than those on
chips which support only one mode of operation. Refer to
AN87209
for more details.
2. Serial (I
2
C) nvSRAM is referred to as nvSRAM throughout the datasheet.
As shown in the figure, this circuit is a headphone driving circuit.My questions:
Why is this 10uF capacitor not placed at point A, but instead placed at point B through a resistor?
This kind of desig...
Over the past decade, many people have upgraded to 802.11ac routers, yielding actual data rates of hundreds of Mbps per second, which is far higher than the data rates of many consumer Internet servic...
Autonomous driving, also known as unmanned driving, computer driving or wheeled mobile robot, is a cutting-edge technology that relies on computers and artificial intelligence technology to complete c...
Recently, Nintendo updated a recruitment notice on its official website, stating that it will recruit power circuit designers (AC/DC, DC/DC) and announced specific job requirements. Nintendo may be pr...
Based on the previous article on lighting up the LED light, we add a detection button input. When the button is pressed, the LED running light lights up, and when the button is released, the LED runni...
1 OverviewSimply speaking, from a picture in ug585 , the startup of Linux in Zynq can be divided into hardware initialization and software startup. Hardware initialization includes power-on ( POR ), r...